Hu et al., “Feasibility of W/TiN Metal-gate for Conventional 0.12μm CMOS Technology and Beyond”, 1997 IEDM. |
Rotondaro et al., “Dry Process for the Definition of Sub-0.1μm W/TiN Gates”, ECS Fall, Paris 1997. |
Lee et al., “Characteristics of CMOSFETs with Sputter-Deposited W/TiN Stack Gate”, 1995 Symposium on VLSI Technology Digest of Technical Papers, p. 119. |
Lee et al., “Gate Oxide Integrity (GOI) of MOS Transistors with W/TiN Stacked Gate”, 1996 Symposium on VLSI Technology Digest of Technical Papers, p. 208. |
Coffman et al., “A 1Mb CMOS EPROM with a 13.5μm2 cell”, 1987 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 72-73 & 343. |
Bader et al., “Integrated Processing Equipment”, May 1990 Solid State Technology, pp. 149-154. |
Cotler et al., “Plasma-Etch Technology”, IEEE Circuits and Devices Magazine, Jul. 1990, pp. 38-43. |
Pearton et al., “Letter to the Editor—Hybrid electron cyclotron resonance-RF plasma etching of TiNx thin films grown by low pressure rapid thermal metalorganic chemical vapour deposition”, Semicond. Sci. Technol., Aug. 1991, pp. 830-832. |