Dynamic content addressable memory cell

BACKGROUND OF INVENTION

1. Field of Invention

The present invention relates to dynamic content addressable memory (CAM), and more specifically to dynamic content addressable memory cells suitable for constructing high-speed, large-capacity dynamic CAM arrays.

2. Description of the Background Art

Content addressable memory (CAM) is a memory in which a group of memory elements are selected or identified by their content, rather than by their physical location. Generally, CAM includes a matrix of CAM cells arranged in rows and columns. Each CAM cell stores one bit of digital data and includes a circuit to allow comparing the stored data with externally provided search data. One or more bits of information in a row constitute a word. A content addressable memory compares a search word with a set of words stored within the CAM. During a search-and-compare operation, an indicator associated with each stored word produces a comparison result, indicating whether or not the search word matches the stored word.

There are several known approaches to CAM cells in the art. A journal paper by Kenneth J. Schultz entitled “Content-addressable Memory Cells-A Survey” published in Integration, the VLSI Journal, Vol. 23, pp. 171-188, 1997 describes several CAM cell designs and summarizes the advantages and disadvantages of each. Some of the prior art CAM cells use a static storage element while others use a dynamic storage element. Dynamic storage elements occupy a smaller area on a semiconductor substrate and are therefore preferable to obtain a larger memory capacity on a single integrated circuit chip. Another advantage of the dynamic storage cell is a potential for ternary storage where in addition to the 0 and 1 state, a third “don't care” state can be stored by having similar charges on the two storage capacitors. The original 5-transistor dynamic CAM cell was published by Mundy el al. in “Low-cost associative memory” IEEE Journal of Solid-State Circuits SC-

7

(1972) 364-369. See also U.S. Pat. No. 3,701,980 to Mundy.

FIG. 1

illustrates the dynamic CAM cell of Mundy et al. redrawn and re-labelled for consistency with an illustration of the present invention given in FIG.

2

. As shown in

FIG. 1

, the prior art first CAM cell

1

has a dynamic storage element in the form of capacitors C

1

and C

2

which are accessed at bit lines BL

1

and BL

2

via transistors T

1

and T

2

respectively. A write or a read operation is performed by turning T

1

and T

2

on using the word line WL while the match line ML

i

is held low to permit date transfer from BL

1

and BL

2

to C

1

and C

2

, and vice versa. In a search and compare operation, T

1

and T

2

are held off by a low WL signal, while BL

1

, B

2

and ML

i

are precharged high. Search data is then driven on BL

1

and BL

2

. If the data stored on C

1

is high but search data driven on BL

1

is low, current i

1

will discharge the ML

i

through T

4

and T

3

. Similarly, if the data stored on C

2

is high and the search data driven onto BL

2

is low, the ML

i

will discharged. If the search data applied to BL

1

and BL

2

match the data stored on C

1

and C

2

respectively, no current path exists from ML

i

to either BL

1

or BL

2

and the ML

i

remains at the precharged high level.

FIG. 1

also shows a second CAM cell

2

in a different word, which has a different matchline, ML

i-1

. The voltage level of ML

i-1

in a search operation is also influenced by the search data placed on BL1 and BL2 and the values stored on C3 and C4.

There are two disadvantages associated with the prior art CAM cell of FIG.

1

. First, the capacitance of bit lines BL

1

and BL

2

varies depending on the data stored in individual CAM cells connected to those bit lines. Second, the voltage on any one match line (e.g. ML

i

or ML

i−1

) obtained during a search-and-compare operation depends not only on the data stored in one word, but also data stored in other words within a given subarray of CAM cells. This occurs because the bit line drivers T

3

and T

4

have limited current capability, but may be required to discharge several match lines, depending on the data content of cells associated with BL

1

and BL

2

(e.g. data stored in the first cell

1

and the second cell

2

).

These disadvantages place a limit on the number of cells that can be connected to one particular bit line, thereby limiting the size of a subarray and making it more difficult to design a reliable circuit for detecting voltage levels on match lines.

Several variations from the original proposal by Mundy et al. exist in the literature. These include the CAM cell published by Wade ans Sodini in: “Dynamic corss-coupled bit line content addressable memory cell for high density arrays”, IEDM Digital Technology Papers (1985), 284-287. See also U.S. Pat. No. 4,831,585 to Wade and Sodini. Another improved CAM cell which uses a dynamic latch circuit, was published by Jones in: “Design, Selection and Implementation of a content-addressable memory: alternatives to the ubiquitous RAM”, IEEE Computers 22 (1989), 51-64. Yet none of these cited improvements adequately address the problem of variations in bit line capacitance and match line voltage detection.

Kadota et al. presented one static CAM design in: “An 8-Kbit content-addressable and reentrant memory”, IEEE Journal on Solid State Circuits SC-20 (1985), 951-957. See also U.S. Pat. No. 4,823,313 to Kadota. In this design, a pair of active pull-down circuits are used between the match line and a ground terminal, each consisting of two transistors in series; the gate of one transistor is connected to one of the two cells nodes and gate of the other transistor is connected to the corresponding bit line. With the storage device being of the static type, the CAM cell in the Kadota design is limited to binary storage. In order to be able to store a third “don't care”state, an additional storage device would be required.

All the prior art CAM cells referenced above use their bit lines both for the write and read operations for the search-and-compare operations. Such an arrangement places some constraint on the overall operational speed of the CAM cell array. This problem can be alleviated by using search lines for carrying the search data during a search-and-compare operation while using the bit lines only for the write and for the read operations, such as the design published by Bergh et al. in: “A fault-tolerant associative memory with high-speed operation”, IEEE Journal on Solid-State Circuits SC-25 (1990), 912-919. This design uses a static memory which is again limited to a binary storage capability. Futhermore, the seach lines in this design are connected to the source or drain terminals of the comparison circuit, causing a heavy loading on the search line thereby causing a relatively high power consumption, and a slower search-and-compare operation.

In view of the above, there is clearly a need for a CAM cell configuration that demands relatively lower power consumption, offers a relatively faster search-and-compare operation with a relatively more stable match line voltage and bit line capacitance, while providing a ternary storage capability.

SUMMARY OF THE INVENTION

An object of the present invention is to provide a improved dynamic content addressable memory (CAM) cell suitable for constructing relatively high-speed and large-capacity CAM arrays, having binary and ternary storage capability.

In accordance with a first aspect of the present invention, there is provided a content addressable memory. The content addressable memory includes at least two pairs of bitlines coupled to opposite sides of at least two sense amplifiers in an open bitline configuration. Each bitline of each pair of bitlines is coupled to one of the at least two sense amplifiers, and plurality of ternary dynamic content addressable memory cells are coupled to each of the at least two pairs of bitlines.

In a presently preferred embodiment of the present invention, the at least two pairs of bitlines on each side of the at least two sense amplifier are of equal length, and each ternary dynamic content addressable memory cell is couple to a pair of search lines, a matchline, a word line and a discharge line. In a further aspect of the presently preferred embodiment of the present invention, the pair of search lines are parallel to the bitlines. Furthermore, each ternary dynamic content addressable memory cell includes a first storage portion, a second storage portion and a comparison circuit. The first storage portion stores one data bit carried on the other of the at least two pairs of bitlines. The second storage poriton stores one data bit carried on the other of the at least two pairs of bitlines. The comparison circuit compares the two stored data bits with two search bits carried on the pair of search lines. The comparison circuit can include a first pull down circuit in parallel with a second pull down citcuit for coupling the matchline to the discharge line. The first and second pull down circuits can each include a pair of transistors connected in series between the matchline and the discharge line, the pair of transistors having gate terminals connected to one of the pair of search lines and one of the storage nodes respectively.

In another aspect of the presently preferred embodiment of hte present invention, the first and second storage portions each include an access transistor having a drain terminal connected to one of the at least two pairs of bitlines and a source terminal connected to a storage node. A storage capacitor is connected between the storage node and a cell plate voltage terminal.

In yet another aspect of the presently preferred embodiment of the present invention, the storage capacitor is a stacked capacitor, and the discharge line is selectivley coupled to a low voltage terminal having a predetermined voltage level between those of a power supply terminal and a ground terminal. In a further embodiment of the present aspect, the discharge line is coupled to a ground terminal through a current limiter, and the current limiter includes a transistor having a gate coupled to a power supply terminal.

BRIEF DESCRIPTION OF THE DRAWINGS

Exemplary embodiments of the invention will now be further described with references to the drawings wherein:

FIG. 1

illustrates in a circuit diagram a prior art dynamic CAM cell;

FIG. 2

illustrates in a circuit diagram a dynamic CAm cell according to a preferred embodiment of the present invention;

FIGS. 3A

,

3

B and

3

C illustrate alternative write sequences for the dynamic CAM cell of

FIG. 2

;

FIG. 4

illustrates signal levels and timing for a search sequence for the dynamic CAM cell of

FIG. 2

;

FIG. 5

illustrates signal levels and timing for a read sequence for the dynamic CAM cell of

FIG. 2

;

FIG. 6A

is a cross sectional view of the dynamic CAM cell taken along a line corresponding to line A-A′ of

FIG. 6B

;

FIG. 6B

illustrates a mask layout for fabricating the dynamic CAM cell of

FIG. 2

according to an embodiment of this invention;

FIG. 7A

illustrates a mask layout for fabricating the dynamic CAM cell of

FIG. 2

in accordance with a preferred embodiment of this invention;

FIG. 7B

is a cross sectional view of the CAM cell taken along a line corresponding to line A-A′ of

FIG. 7A

; and

FIG. 8

illustrates the open bit-line configuration used for connecting the dynamic CAM cell of

FIG. 1

in accordance with this invention.

DETAILED DESCRIPTION OF THE INVENTION

A dynamic CAM cell in accordance with a preferred embodiment of the present invention is illustrated in

FIG. 2

in a transistor circuit configuration. As shown in this figure, the CAM cell includes a first and a second storage device in the form of capacitors C

1

and C

2

. Each storage device is capable of storing a ‘1’ (stored voltage is high relative to Vcp) or a ‘0’ (stored voltage is low relative to Vcp). In a binary configuration, the CAM cell stores a binary bit of digital information as ‘0’ on C

1

and ‘1’ on C

2

, or ‘1’ on C

1

and ‘0’ on C

2

. Furthermore, in a ternary configuration the CAM cell attains an additional “don't care” state, when both storage devices store a ‘0’, for example, storing ‘0’ in both C

1

and C

2

.

These capacitors typically have a value of 70 fF each and are fabricated as part of the integrated circuit implementation of the entire CAM cell array using prior art techniques.

For the CAM cell circuit shown in

FIG. 2

, a number of voltage terminals are used to supply different voltage levels to different parts of the circuit as follows:

a power supply terminal V

DD

a ground terminal Vss

a cell plate voltage terminal Vcp having a voltage level lying between those of V

DD

and Vss

a low voltage terminal V

G

having a voltage level lying between those of V

DD

and Vss, or ground Vss.

Typical values for V

DD

, Vcp, and Vss would be 3.3V, 1.65V and 0 V respectively.

In the description given below, various points in the circuit of

FIG. 2

have their voltages varying between a logic Low level (‘0’ level), which is taken to be near that of the ground terminal Vss, and a logic High level (‘1’ level), which is taken to be near that of the power supply terminal V

DD

.

As shown in

FIG. 2

, the first and second storage devices C

1

and C

2

have a first and a second cell node N

1

and N

2

respectively which carry signal levels corresponding to the data stored in the CAM cell; i.e. having a ‘0’, ‘1’ or “don't care” memory content. These two cell nodes N

1

and N

2

are accessible for write and read operations via a first and a second access device T

1

and T

2

respectively. The remaining two terminals of the storage devices C

1

and C

2

are connected to the cell plate voltage terminal Vcp. The source terminals of T

1

and T

2

are connected to N

1

and N

2

respectively whereas their drain terminals are connected to a first and a second bit line BL

1

and BL

2

respectively. The first and second access devices T

1

and T

2

are responsive to a word line WL by having their gate terminals connected to WL. Data to be written to the storage devices C

1

and C

2

is placed on the first and second bit lines BL

1

and BL

2

while activating the first and second access devices T

1

and T

2

through their gate terminals by raising the voltage level on the word line WL to a voltage Vpp which is higher than V

DD

. The data thus written, can be read at the first and second bit lines BL

1

and BL

2

by also activating the first and second access devices T

1

and T

2

, as will be further explained below.

The CAM cell further includes comparing means having first and second pull-down circuits. The first pull-down circuit consists of a third and fourth pull-down devices T

3

and T

4

respectively connected in series between a match line ML and a discharge line DL, where the drain terminal of T

3

is connected to the source terminal of T

4

. The third pull-down device T

3

is responsive to the first cell node N

1

by having its gate connected to N

1

, whereas the gate of T

4

is connected to a second search line SL

2

. Similarly, the second pull-down circuit consists of a fifth and sixth pull-down device T

5

and T

6

respectively connected between ML and DL, the drain terminal of T

5

is connected to the source terminal of T

6

, the gate terminal of T

5

is connected to N

2

and the gate of T

6

is connected to a first search line SL

1

. The combination of the first and second pull-down circuits provides a comparison between complementary data bits stored in C

1

and C

2

and complementary search bits carried on SL

1

and SL

2

, where the result of such comparison is reflected in ML being discharged by the first or the second pull-down circuit if there is a data mismatch as will be further described below. Alternatively, the order of the series connection of T

3

and T

4

and of T

5

and T

6

can be reversed without affecting the comparison operation.

In one embodiment, the discharge line DL is coupled directly to the ground terminal Vss. In an alternative embodiment, the discharge line DL is coupled indirectly to the ground terminal Vss, through a current limiter transistor T

7

having its gate terminal coupled to the power supply terminal V

DD

. This transistor acts to limit the current flowing to ground from all the CAM cells where a mismatch exists. In yet another embodiment, the discharge line is coupled to a voltage terminal which is selectively brought to ground by a control circuit (not shown) in order to save power consumption

The CAM cell circuit is operated to undergo any of a write, a read and a search-and-compare operation by imposing binary signal levels (High or Low) at different points of the circuit. The following table provides a summary of the different signal levels at various circuit points in the operation described below.

TABLE 1

OPERATION

WL

BL1

BL2

N1

N2

SL1

SL2

ML

Write “0” to N1

1+

0

1

0

1

0

0

1

Write “1” to N1

1+

1

0

1

0

0

0

1

Write “Don't care”

1+

0

0

0

0

0

0

1

Read

1+

N1

N2

N1

N2

0

0

1

Search (Match) “0”

0

X

X

1

0

1

0

1

Search “1”

0

X

X

0

1

0

1

1

Search “Don't care”

0

X

X

X

X

0

0

1

(“don't care” stored)

0

X

X

0

0

X

X

1

Search (Mismatch)

0

X

X

1

0

0

1

V

G

0

X

X

0

1

1

0

V

G

Before beginning a write, a read or a search-and-compare operation, the match line ML is precharged to a predetermined precharge level, which in this embodiment is precharged to a voltage slightly below V

DD

.

FIGS. 3A

,

3

B and

3

C illustrate three alternative write sequences for the dynamic CAM cell of FIG.

2

. As shown in these figures a write sequence consists of the following steps:

(a) The match line ML is held at its precharge level, while the first and second search lines SL

1

and SL

2

are held at Low level.

(b) Binary signal levels (logic High and Low) corresponding to data to be written to the CAM cell are placed on the first and second bit lines BL

1

and BL

2

.

(c) The word line WL is raised to Vpp level (higher than V

DD

) so that the first storage capacitor C

1

is charged causing the first cell node N

1

to attain the signal level at BL

1

and the second storage capacitor C

2

is charged causing the second cell node N

2

to attain the signal level on BL

2

.

(d) The signal level at word line WL is then lowered to Vss and the signal levels attained at the first and second nodes N

1

and N

2

are stored on the first and second capacitors C

1

and C

2

respectively.

The sequences shown in

FIGS. 3A and 3B

relate to the writing of a binary bit represented by a complementary pair of Low (0) and High (1) signals placed on BL

1

and BL

2

. The solid lines for BL

1

, BL

2

, N

1

and N

2

illustrate one complementary pair of signals whereas the dotted lines illustrate another complementary pair opposite to what is shown by the solid lines.

FIG. 3A

relates to a write sequence beginning with BL

1

and BL

2

at an intermediate level which falls between High and Low. The intermediate level is typically half V

DD

relative to Vss.

FIG. 3B

relates to a write sequence beginning with BL

1

and BL

2

at states other than the intermediate level, such as the case where the write sequence is immediately preceded by a previous write sequence, where BL

1

and BL

2

did not have sufficient time to return to their intermediate level, for example, during a burst write operation where a predetermined number of CAM cells are written sequentially.

With reference to

FIG. 3C

, a ternary data write example is illustrated. In this sequence, both BL

1

and BL

2

carry a ‘0’ which is to be written into the two halves of the cell on nodes N

1

and N

2

respectively. The steps involved in the ternary data write sequence are the same as those involved with a normal binary write sequence as described above, i.e.

(a) The match line ML is held at its precharge level, while the first and second search lines SL

1

, SL

2

are held at Low level.

(b) Low logic level signals ‘0’ are placed on BL

1

and BL

2

respectively.

(c) The word line WL is raised to Vpp so that the access transistors T

1

and T

2

conduct fully and pass the bit line data onto nodes N

1

and N

2

respectively.

(d) The word line WL is lowered to VSS and the ‘0’ data on nodes N

1

and N

2

is stored on capacitors C

1

and C

2

respectively.

Since both nodes N

1

and N

2

are logic low or ‘0’, neither one of the pull-down transistors T

3

or T

5

will be enabled. As a result, any search data presented during a search and compare operation to the gates of pull-down transistors T

4

and T

6

will effectively be ignored and cannot create a path between the match line ML and the discharge line DL, hence this data ‘0’ stored on both nodes N

1

and N

2

represents the “don't care” state of the CAM cell, i.e. The third type of state which can be stored by the cell.

FIG. 4

illustrates a search and compare sequence for the dynamic CAM cell of

FIG. 2

, consisting of the following steps:

(a) During the entire search and compare sequence, the word line WL is held at Low level, whereas the first and second bit lines BL

1

and BL

2

may be held at their precharge level or may be driven to ‘0’ or ‘1’ or may float.

(b) The match line ML begins at its precharge level at V

DD

or slightly below below V

DD

.

(c) Binary signal levels (High and Low) corresponding to search data to be compared with data stored in the CAM cell, are placed on the first and second search lines SL

1

and SL

2

, in this case, SL

1

=‘1’, SL

2

=‘0’

(d) The result of comparing the search data with the stored data is indicated by the ensuing signal level on ML. If the search data is the same as the stored data, i.e. if there is a match, then ML remains at its precharge level since neither of the first or second pull-down circuits has both its transistors conducting. If the search data is different from the stored data, i.e. if there is a mismatch, then one of the two pull-down circuits will be activated since both of its transistors will be conducting, allowing current to flow therethrough and pulling down ML to a signal level below its precharged level. In this case, for example, if SL

1

=‘0’ and SL

2

=‘1’ and N

1

=‘1’, there would be a mismatch and transistors T

3

and T

4

would conduct, thereby pulling ML away from its precharge as shown by the dotted line in FIG.

4

.

It should be noted that the first and second pull-down circuits perform the comparison of the search data carried on the first and second search lines SL

1

and SL

2

, with the stored data present at the first and second nodes N

1

and N

2

, together. In order for a match to occur, neither the first nor the second pull-down circuit should conduct. In order for a mismatch occur, either of the first or the second pull-down circuit should conduct. In order

FIG. 4

, the solid lines relate to the case where the search data match the stored data, whereas the dotted lines relate to the case where the search data mismatch the stored data.

FIG. 5

illustrates a read sequence for the dynamic CAM cell of

FIG. 2

, consisting of the following steps:

(a) During the entire read sequence, ML is held at its precharge level, whereas the search lines SL

1

and SL

2

are held at Low level.

(b) The bit lines BL

1

and BL

2

begin by being precharged to their intermediate level (V

DD

/2).

(c) The word line WL is raised to Vpp level to permit charge sharing between BL

1

and C

1

, and between BL

2

and C

2

so that voltage levels at BL

1

and BL

2

begin to deviate from the initial precharge level to track the data stored in C

1

and C

2

.

(d) The differences of the deviated signal level at BL

1

and BL

2

from their precharge level are sensed and amplified by first and second bit line sense amplifiers (shown in

FIG. 8

as SA

1

and SA

2

respectively) to provide an output of the read sequence.

(e) The amplified output of the read sequence is then used to restore the data originally stored in the CAM cell by recharging C

1

and C

2

to their state just prior to the read sequence.

It is important to note that unlike the prior art circuits, the embodiment of the present invention described above has an open bit line architecture, i.e. BL

1

and BL

2

are not necessarily “of opposite” phase and in fact have separate sense amplifiers. Open bit line architecture allows for ternary data storage and access.

In another embodiment of the present invention, the bit lines are arranged as shown in

FIG. 8

in an open bit line configuration whereby the right side BL

1

R

of BL

1

and the right side BL

2

R

of BL

2

are positioned relatively far apart from the respectively left sides BL

1

L

and BL

2

L

of BL

1

and BL

2

. Bit lines on each side of the sense amplifier are at equal length to provide a balanced load during sensing. This structure allows a ternary data storage capability within the CAM cell described above in conjunction with FIG.

1

.

FIGS. 6A and 6B

illustrate a mask layout and a cross sectional view for integrated circuit fabrication of one embodiment of the dynamic CAM cell of FIG.

2

. Here, each of the transistor devices T

1

-T

7

shown in

FIG. 2

is an insulated gate field effect transistor (FET) having a drain terminal, a source terminal, a gate terminal and a channel between the drain and source terminals, and each of the storage devices C

1

and C

2

is made of two poly-silicon layers P

3

and P

4

separated by a dielectric, as is known in the DRAM industry. The integrated circuit layout illustrated in

FIGS. 6A and 6B

consists of:

(a) a heavily doped semiconductor active (ACT) region for forming the drain and source terminals, and the channel for each FET T

1

to T

7

;

(b) a first poly-silicon layer (P

1

) for forming the gate terminal for each FET;

(c) a second poly-silicon layer (P

2

) for forming the first and second bit lines BL

1

and BL

2

and local interconnections;

(d) a third poly-silicon layer (P

3

) for forming the bottom plate of the cell capacitors C

1

and C

2

;

(e) a fourth poly-silicon layer (P

4

) for forming the top plate of the cell capacitors C

1

and C

2

; and,

(f) a conductive metal layer (M

1

) for providing further local interconnections as well as contacts to the active regions as will be described below.

With reference to FIG.

6

A and

FIG. 6B

, the cell structure according to one embodiment of the invention is herein described in the context of a stacked capacitor DRAM fabrication process. The elements shown in

FIG. 6A

correspond with only one half of the full CAM cell shown in

FIG. 2

, specifically with the left half of

FIG. 2

including the transistors T

1

, T

3

and T

4

and the first capacitor C

1

. The left half of

FIG. 6A

is the storage portion of the CAM cell comprised of transistors T

1

and capacitor C

1

. The right half of

FIG. 6A

is the search portion of the CAM cell comprised of the transistors T

3

and T

4

. One of the source/drain terminals of T

1

is connected to the first bit line BL

1

in the second poly-silicon layer (P

2

). As illustrated by the dashed line labled “½ cell outline”, the BL

1

contact is actually shared between T

1

and an adjacent cell to the left of the structure shown in FIG.

6

A. The first poly-silicon layer (P

1

) forms the gate of T

1

. The other source/drain terminal of T

1

(N

1

) is connected to capacitor C

1

through a P

3

contact, and to a local interconnect P

2

segment. The first capacitor C

1

is formed on top of transistor T

1

by the P

3

and P

4

structure shown in

FIG. 6A

(see also

FIG. 6B

for the cross-sectional view through section A-A′). In

FIG. 6B

, P

4

and P

3

are separated by a dielectric material which is not explicitly shown, but is well-known to those skilled in the art. The first cell node N

1

is then connected from the local interconnect PC to the gate of T

3

by a metal connection in the first metal layer (M

1

). This M

1

contact must be located outside the area of the P

4

layer as shown in

FIG. 6B

, but represents a suitable connection solution if the additional process steps required to connect P

3

directly to P

1

or to connect P

1

directly to P

2

(which is a preferred embodiment to be described in detail with reference to

FIGS. 7A and 7B

below) are not available. Transistor T

3

is formed by the active region (ACT) and the P

1

gate, and transistor T

4

is formed by the active region and another P

1

gate which has a contact to the second search line SL

2

also shared with another adjacent cell. Note that the M

1

contacts of T

3

and T

4

to the discharge line DL and the match line ML are shared with adjacent cells as was described with respect to the BL

1

contact.

According to a preferred embodiment of the invention as illustrated in

FIGS. 7A and 7B

, the cell structure is substantially reduced compared to the cell shown in FIG.

6

A. The improvement over the structure in

FIG. 6A

essentially consists of swapping the position of the match line ML and the discharge line DL and then making a direct contact from node N

1

in P

2

to the gate of T

3

in P

1

. As a result, there is no need for the M

1

contact of the previous embodiment shown in

FIG. 6A

, so that the connection from N

1

to the gate of T

3

can be located underneath the P

3

-P

4

capacitor, allowing the cell to be much more densely packed. This requires an additional process step for connecting the two poly-silicon layers. If this additional process step is available, this preferred embodiment should be used to achieve a denser array. With reduced bit line length, the DRAM cell to bit line capacitance is reduced, and the speed of operation is accordingly increased. Similarly, if a direct P

3

to P

1

contact was available, the N

1

contact to gate of T

3

could be located underneath the P

3

-P

4

capacitor. If such additional process steps are not available, the embodiment of

FIGS. 6A and 6B

should be used.

The circuit design in

FIG. 2

is a preferred embodiment of the present invention and is presented for illustration purposes only. Other alternative embodiments can be readily derived without departing from the spirit of the invention.

	Number	Date	Country
Parent	09/533128	Mar 2000	US
Child	09/977982		US

Dynamic content addressable memory cell

Information

Patent Number

Date Filed

Date Issued

Inventors

Original Assignees

Examiners

Agents

CPC

US Classifications

Field of Search

US

International Classifications

Abstract

Description

Claims

Priority Claims (1)

Parent Case Info

US Referenced Citations (1)

Continuations (1)