Furber et al., “Dynamic Logic in Four-Phase Micropipelines”, 1996 IEEE , pp. 11-16, Jun. 1996.* |
Komori et al. “An Elastic Pipeline Mechanism by Self-Timed Circuits”, IEEE Journal of Solid-State Circuits, vol. 23, No. 1, pp 111-117, Feb 1988.* |
Renoudin et al. “A New Asynchronous Pipeline Scheme: Application to the Design of a Self-Timed Ring Divider”, IEEE Journal of Solid-State Circuits, vol. 31, No. 7, pp 10111013, Jul. 1996.* |
Jan M. Rabaey, “Timing Issues In Digital Circuits”, in Digital Integrated Circuits, Prentice Hall, 1996, Chapter 9, pp. 522-533. |
R. Krambeck et al., “High-Speed Compact Circuits with CMOS”, IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982, pp. 614-619. |
N. Goncalves et al., “NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures”, IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983, pp. 261-266. |
G.M. Jacobs et al., “A Fully Asynchronous Digital Signal Processor Using Self-Timed Circuits”, IEEE Journal of Solid-State Circuits, vol. 25, No. 6, Dec. 1990, pp. 1526-1537. |
Maitham Shams et al., “A Comparison of CMOS Implementations of an Asynchronous Circuits Primitive: the C-Element”, 1996, pp. 1-4. |
F. Assaderaghi et al., “A Dynamic Threshold Voltage MOSFET (DTMOS) for Ultra-Low Voltage Operation”, 1994, pp. 33.1.1-33.1.4. |