The present invention generally relates to AC sensing schemes used for memory systems, such as flash memories, and particularly to a method for dynamic matching of the reference signal path and the sensed cell path without any area penalty, by using a non-accessed path in the array.
Reading the contents of memory cells generally involves sensing the current or voltage of the cell. Many kinds of sensing schemes are known in the art for memory cell arrays, such as flash or other non-volatile memories. One type of sensing scheme involves comparing the sensed cell to a reference cell.
Reference is now made to
As is well known in the art, a typical memory cell (e.g., virtual ground) array 10, such as non-volatile memory (NVM) cell array, may include a plurality of memory cells 12 connected to word lines and to local bit lines 16. The local bit lines 16 may be connected to global bit lines (GBLs) 18 via select transistors 20. The array 10 may be divided into one or more sectors 22, such as by means of isolation zones. The isolated slices 22 may be segmented in the bit line direction by the select transistors 20, and the select transistors 20 may be arranged in distinct areas in the array 10. This segmentation creates isolated physical sectors. More than one physical sector may share common global bit lines 18. Memory cells 12 in physical sectors that share the same global bit lines 18 may not interact due to the isolating select transistors 20.
A bit line (BL) driver 24 drives the drain side of the sensed cell 12. The BL driver 24 is connected to the sensed cell 12 via a YMUX (Y multiplexer) 26, via a driving path that includes one of the GBLs 18, one of the select transistors 20 and one of the local bit lines 16, which, in this case, serves as a drain diffusion bit-line (DBL). The connecting line to which the select transistor 20 is connected is referred to as select line 14 (designated as select line SEL [8:0] in
A sense amplifier 28 senses the source side of the sensed cell 12. The path from the source of the sensed cell 12 to the sense amplifier 28 is through one of the local bit lines 16, which, in this case, serves as a source diffusion bit-line, one of the select transistors 20, one of the GBLs 18 and the YMUX 26.
A reference cell 30 is used for the sense amplifier 28. The reference cell 30 is located in a reference mini-array 32. To match the path of the reference cell 30 to that of the sensed cell 12, a matched reference BL (REF-BL) driver 34 is used in conjunction with a reference YMUX (REF-YMUX) 36, reference select transistors 38 (also referred to as ref-select transistors) and matched reference DBLs (REF-DBL) 40. Since most of the capacitance of the array cell path is the GBL capacitance (due to both to GND and coupling capacitance), reference GBLs (REF-GBLs) 42 are used to load the source side and the drain side of the reference path. The connecting line to which the ref-select transistor 38 is connected is referred to as the REF_SEL line, and the connecting line in the YMUX 36 is referred to as the REF_BS line.
Such a reference scheme is described in U.S. Pat. No. 6,535,434, to Maayan, Sofer, Eliyahu and Eitan, assigned to the same assignee of the present application, the disclosure of which is incorporated herein by reference. In brief, U.S. Pat. No. 6,535,434 describes an architecture and method for implementing a non-strobed operation on an array cell, in which a reference unit is provided for emulating the response of the array cell during a desired operation (e.g., read, program verify, erase verify or other types of read operations). The architecture and method permit relatively noise-free array cell interrogations at close to ground voltage levels.
The read operation is performed by means of selecting the appropriate BS and SEL lines connecting the drain side of the array cell 12 to the BL driver 24 (at node BL_D) and by means of enabling the appropriate BS and SEL lines connecting the source side of the array cell 12 to the sense amplifier 28 (at node BL_S). In addition the same procedure is applied for the reference cell 30, i.e. enabling the appropriate REF_SEL and REF_BS lines to supply drain voltage from the REF_BL driver 34 (at node REF_BL_D) and connecting the source side of the reference cell 30 to the sense amplifier 28 (at node BL_REF). Once all nodes stabilize, the sensing period starts by floating the sense amplifier (SA) inputs. This leads to charging of the SA inputs by the array cell 12 and the reference cell 30, respectively.
Reference is now made to
In the above-described sensing scheme, the matching between the reference path and the sensed cell path is maintained by copying the sensed cell path to the reference path. This has the disadvantage of multiplying the power dissipation during the sensing period and has a large area penalty. Specifically, in the illustrated example of
The present invention seeks to provide AC sensing schemes used for memory systems such as but not limited to, flash memories. As described more in detail further below, present invention seeks to provide dynamic matching of the reference signal path and the sensed cell path without any area penalty, by using a non-accessed path in the array. For example, instead of using designated REF_GBLs for the matching, an unused GBL from the array may be used for the source side matching. Furthermore, the drain side GBL already used for the array cell may also be used for the reference cell.
There is thus provided in accordance with an embodiment of the present invention a method for operating a non-volatile memory cell device, the method including providing an array of memory array cells connected to word lines and local bit lines, the local bit lines being connected to global bit lines via select transistors, the array being divided into isolated sectors, providing a sense amplifier operative to sense the memory array cells via a sensing path that includes at least one of the local bit lines, at least one of the select transistors, at least one accessed global bit line, and a YMUX, providing a reference cell located in a reference mini-array, the reference cell being connected to the YMUX and being connected to the sense amplifier via another sensing path, driving both the memory array cells and the reference cells with a common bit line (BL) driver connected to the memory array cells and the reference cells via the YMUX through accessed global bit lines, and matching the sensing path of the memory array cell and the sensing path of the reference cell to the sense amplifier by using a non-accessed global bit line in the sensing path between the reference cell and the sense amplifier. The non-accessed global bit line may be dynamically chosen as the global bit line adjacent to the global bit line used for driving both the drains of the array and the reference cells.
In accordance with an embodiment of the present invention the method further includes matching a coupling signal between the drain and source sides of the memory array cell and the reference cell by using a neighboring, non-accessed global bit line as the reference global bit line. The capacitances of the sensing path of the memory array cell and of the sensing path of the reference cell may be fully matched 1C:1C.
Further in accordance with an embodiment of the present invention the sensing includes source side sensing, wherein the sense amplifier senses the source sides of the memory array cells, the accessed global bit line serving as a global source bit line, and wherein the common bit line (BL) driver drives drain sides of the memory array cells and the reference cells through the accessed global bit lines serving as global drain bit lines.
Still further in accordance with an embodiment of the present invention sensing a bit of one of the memory array cells includes using the local bit line to which a first side of the memory array cell is connected as the local drain bit line, and the local bit line to which a second side of the memory array cell is connected as the local source bit line, connecting the local drain bit line via one of the select transistors to a global bit line, this global bit line becoming the drain global bit line, and connecting the local source bit line via another of the select transistors to another global bit line, this global bit line becoming the source global bit line, connecting the drain global bit line to a reference drain bit line via a ref-select transistor, the drain side of the reference cell of the reference mini-array being connected to the reference drain bit line, connecting another global bit line which is adjacent to the drain global bit line on the opposite side from the source global bit line to a reference source bit line via another ref-select transistor, the source side of the reference cell of the reference mini-array being connected to the reference source bit line, and blocking the global bit line, which is connected to the reference source bit line, from being connected to the array of memory array cells.
The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings in which:
Reference is now made to
A non-volatile memory cell array 50 is shown, which may include a plurality of memory cells 52 connected to word lines 54 and local bit lines 56 (
A BL driver 64 (
A sense amplifier 68 (
Reference is now made additionally to
For convenience of explanation, the array sectors may be divided into first and second sectors, referred to as even and odd sectors 62 and 63, respectively. In contrast to the prior art, the even and odd sectors 62 and 63 have separate even and odd select lines 65. Thus, the number of select lines 65 is doubled, providing separate access to the even and odd sectors 62 and 63.
As in the prior art, each of the global bit lines 58 can be selected as a drain or source side for the array cell 52 by the YMUX 66. In addition, each of the global bit lines 58 of the sense amplifier 68, plus two neighboring global bit lines from a neighboring sense amplifier, may also be connected to the reference mini-array 72 through the reference select transistors 76 and 78. The YMUX 66 may connect the array cells 52 and the reference cell 70 to the sense amplifier 68 using nodes BL_S and BL_REF, respectively. In addition, the YMUX 66 may connect the bit line driver 64 for both the array cells 52 and the reference cell 70 through node BL_D.
An example of achieving dynamic 1C:1C matching in accordance with an embodiment of the invention is now explained with particular reference to
Sensing the bit on the right hand side means using the bit line DBL[3] as the drain bit line, and the bit line DBL[4] as the source bit line. Accordingly, this involves connecting the bit line DBL[3] to the BL driver 64 via node BL_D, and connecting the bit line DBL[4] to the sense amplifier 68 via node BL_S. This is achieved by activating the select transistors 60, sel_top1 and sel_bot2, using the appropriate sel_odd lines 65. The global bit line GBL[10] is used as the drain GBL, while the global bit line GBL[11] is used as the source GBL, this being implemented by activating the YMUX transistors bs4 and bs8, which respectively connect global bit line GBL[10] to node BL_D and global bit line GBL[11] to node BL_S. The global bit line GBL[10] drives the drain side of both the array cell 80 and the reference cell 82.
Referring now to
The global bit line GBL[9] may be selected and connected to the Ref-Source DBL by activating ref-select transistor 76 ref_bot2. The connection of GBL[9] to the array 50 must be blocked and this may be achieved simply by the aforementioned partition of even and odd sectors. Thus, the connection of GBL[9] to the array 50 may be blocked by de-activating the sel_even lines. Finally, the global bit line GBL[9] may be connected to the sense amplifier 68 via node BL-REF by activating transistor 69 bs0 in the YMUX 66.
Sensing the left side bit of array cell 80 means using the bit line DBL[4] as the drain bit line, and the bit line DBL[3] as the source bit line. Accordingly, this involves connecting the bit line DBL[3] to the sense amplifier 68 via node BL_S, and connecting the bit line DBL[4] to the BL driver 64 via node BL_D. This is achieved by activating the select transistors 60, sel_top1 and sel_bot2, using the appropriate sel_odd lines 65. The global bit line GBL[10] is used as the source GBL, while the global bit line GBL[11] is used as the drain GBL, this being implemented by activating the YMUX transistors bs7 and bs5, which respectively connect global bit line GBL[11] to node BL_D and global bit line GBL[10] to node BL_S. The global bit line GBL[11] drives the drain side of both the array cell 80 and the reference cell 82.
The global bit line GBL[11] is connected to the drain bit line 73 designated Drain REF_DBL, implemented by activating the ref_top4 select transistor 78. To maintain a complete matching, the global bit line GBL[12] is selected to be the global bit line that loads the source side of the reference cell 82 (i.e. connecting to the source bit line 73 designated source REF-DBL). The global bit line GBL[12] is selected because both global bit lines GBL[10] and GBL[12] are neighbors of the global bit line GBL[11].
The global bit line GBL[12] may be selected and connected to the Ref-Source DBL by activating ref-select transistor 76 ref_bot5. The connection of GBL[12] to the array 50 may be blocked by de-activating the sel_even lines. Finally, the global bit line GBL[12] may be connected to the sense amplifier 68 via node BL-REF by activating transistor 69 bs9 in the YMUX 66.
The resulting signals generated at the sense amplifier inputs would be the same as the ones shown for the prior art in
Some of the advantages of the present invention over the prior art include, without limitation, full capacitance matching, area reduction and power reduction. As described above, the matching may be achieved by using a common drain drive for the array cell and the reference cell, matching the capacitance to ground by using a non-accessed global bit line as a load to the source side of the reference cell, and/or matching the coupling signal between the drain and source by using the neighboring, non-accessed global bit line as the reference global bit line. Using a non-accessed global bit line from the array as the reference global bit line may reduce “real estate” in the chip by eliminating the need for additional reference global bit lines. The power consumption may be reduced by driving only one drain global bit line for both the array cell and the reference cell as opposed to the prior art which drives two separate global bit lines, one for the array cell and another for the reference cell.
The present invention may require additional select transistors for the reference mini-array 72, as well as additional decoding for the separate even and odd select lines 65, which is a small penalty compared to the total outcome.
It will be appreciated by persons skilled in the art that the present invention is not limited by what has been particularly shown and described hereinabove. Rather the scope of the present invention includes both combinations and subcombinations of the features described hereinabove as well as modifications and variations thereof which would occur to a person of skill in the art upon reading the foregoing description and which are not in the prior art.
Number | Name | Date | Kind |
---|---|---|---|
4342102 | Puar | Jul 1982 | A |
4388705 | Sheppard | Jun 1983 | A |
4389705 | Sheppard | Jun 1983 | A |
4527257 | Cricchi | Jul 1985 | A |
4667217 | Janning | May 1987 | A |
4857770 | Partovi et al. | Aug 1989 | A |
4961010 | Davis | Oct 1990 | A |
5027321 | Park | Jun 1991 | A |
5029063 | Lingstaedt et al. | Jul 1991 | A |
5081371 | Wong | Jan 1992 | A |
5142495 | Canepa | Aug 1992 | A |
5142496 | Van Buskirk | Aug 1992 | A |
5237213 | Tanoi | Aug 1993 | A |
5241497 | Komarek | Aug 1993 | A |
5276646 | Kim et al. | Jan 1994 | A |
5280420 | Rapp | Jan 1994 | A |
5289412 | Frary et al. | Feb 1994 | A |
5295108 | Higa | Mar 1994 | A |
5305262 | Yoneda | Apr 1994 | A |
5335198 | Van Buskirk et al. | Aug 1994 | A |
5345425 | Shikatani | Sep 1994 | A |
5349221 | Shimoji | Sep 1994 | A |
5359554 | Odake et al. | Oct 1994 | A |
5361343 | Kosonocky et al. | Nov 1994 | A |
5381374 | Shiraishi et al. | Jan 1995 | A |
5418743 | Tomioka et al. | May 1995 | A |
5450341 | Sawada et al. | Sep 1995 | A |
5450354 | Sawada et al. | Sep 1995 | A |
5477499 | Van Buskirk et al. | Dec 1995 | A |
5508968 | Collins et al. | Apr 1996 | A |
5521870 | Ishikawa | May 1996 | A |
5534804 | Woo | Jul 1996 | A |
5537358 | Fong | Jul 1996 | A |
5544116 | Chao et al. | Aug 1996 | A |
5553030 | Tedrow et al. | Sep 1996 | A |
5557221 | Taguchi et al. | Sep 1996 | A |
5559687 | Nicollini et al. | Sep 1996 | A |
5568085 | Eitan et al. | Oct 1996 | A |
5581252 | Thomas | Dec 1996 | A |
5583808 | Brahmbhatt | Dec 1996 | A |
5590074 | Akaogi et al. | Dec 1996 | A |
5612642 | McClintock | Mar 1997 | A |
5627790 | Golla et al. | May 1997 | A |
5633603 | Lee | May 1997 | A |
5636288 | Bonneville et al. | Jun 1997 | A |
5657332 | Auclair et al. | Aug 1997 | A |
5663907 | Frayer et al. | Sep 1997 | A |
5672959 | Der | Sep 1997 | A |
5675280 | Nomura et al. | Oct 1997 | A |
5694356 | Wong et al. | Dec 1997 | A |
5708608 | Park et al. | Jan 1998 | A |
5712815 | Bill et al. | Jan 1998 | A |
5717581 | Canclini | Feb 1998 | A |
5717632 | Richart et al. | Feb 1998 | A |
5726946 | Yamagata et al. | Mar 1998 | A |
5748534 | Dunlap et al. | May 1998 | A |
5754475 | Bill et al. | May 1998 | A |
5760634 | Fu | Jun 1998 | A |
5768193 | Lee et al. | Jun 1998 | A |
5771197 | Kim | Jun 1998 | A |
5774395 | Richart et al. | Jun 1998 | A |
5784314 | Sali et al. | Jul 1998 | A |
5805500 | Campardo et al. | Sep 1998 | A |
5808506 | Tran | Sep 1998 | A |
5812449 | Song | Sep 1998 | A |
5812456 | Hull et al. | Sep 1998 | A |
5815435 | Van Tran | Sep 1998 | A |
5828601 | Hollmer et al. | Oct 1998 | A |
5841700 | Chang | Nov 1998 | A |
5847441 | Cutter et al. | Dec 1998 | A |
5861771 | Matsuda et al. | Jan 1999 | A |
5867429 | Chen et al. | Feb 1999 | A |
5880620 | Gitlin et al. | Mar 1999 | A |
5886927 | Takeuchi | Mar 1999 | A |
5903031 | Yamada et al. | May 1999 | A |
5910924 | Tanaka et al. | Jun 1999 | A |
5936888 | Sugawara | Aug 1999 | A |
5940332 | Artieri | Aug 1999 | A |
5946258 | Evertt et al. | Aug 1999 | A |
5949728 | Liu et al. | Sep 1999 | A |
5963412 | En | Oct 1999 | A |
5969993 | Takeshima | Oct 1999 | A |
5982666 | Campardo | Nov 1999 | A |
5986940 | Atsumi et al. | Nov 1999 | A |
6005423 | Schultz | Dec 1999 | A |
6011725 | Eitan | Jan 2000 | A |
6028324 | Su et al. | Feb 2000 | A |
6034896 | Ranaweera et al. | Mar 2000 | A |
6040610 | Noguchi et al. | Mar 2000 | A |
6044019 | Cernea et al. | Mar 2000 | A |
6044022 | Nachumovsky | Mar 2000 | A |
6064251 | Park | May 2000 | A |
6075402 | Ghilardelli et al. | Jun 2000 | A |
6078518 | Chevallier | Jun 2000 | A |
6081456 | Dadashev | Jun 2000 | A |
6084794 | Lu et al. | Jul 2000 | A |
6094095 | Murray et al. | Jul 2000 | A |
6107862 | Mukainakano et al. | Aug 2000 | A |
6108240 | Lavi et al. | Aug 2000 | A |
6118207 | Ormerod et al. | Sep 2000 | A |
6118692 | Banks | Sep 2000 | A |
6128226 | Eitan et al. | Oct 2000 | A |
6130572 | Ghilardelli et al. | Oct 2000 | A |
6130574 | Bloch et al. | Oct 2000 | A |
6134156 | Eitan | Oct 2000 | A |
6147904 | Liron | Nov 2000 | A |
6150800 | Kinoshita et al. | Nov 2000 | A |
6154081 | Pakkala et al. | Nov 2000 | A |
6157242 | Fukui | Dec 2000 | A |
6169691 | Pasotti et al. | Jan 2001 | B1 |
6185143 | Perner et al. | Feb 2001 | B1 |
6188211 | Rincon-Mora et al. | Feb 2001 | B1 |
6198342 | Kawai | Mar 2001 | B1 |
6201737 | Hollmer et al. | Mar 2001 | B1 |
6205056 | Pan et al. | Mar 2001 | B1 |
6208200 | Arakawa | Mar 2001 | B1 |
6215697 | Lu et al. | Apr 2001 | B1 |
6222762 | Guterman et al. | Apr 2001 | B1 |
6233180 | Eitan et al. | May 2001 | B1 |
6240040 | Akaogi et al. | May 2001 | B1 |
6246555 | Tham | Jun 2001 | B1 |
6252799 | Liu et al. | Jun 2001 | B1 |
6282133 | Nakagawa et al. | Aug 2001 | B1 |
6285246 | Basu | Sep 2001 | B1 |
6285589 | Kajitani | Sep 2001 | B1 |
6285614 | Mulatti et al. | Sep 2001 | B1 |
6297974 | Ganesan et al. | Oct 2001 | B1 |
6307807 | Sakui et al. | Oct 2001 | B1 |
6324094 | Chevallier | Nov 2001 | B1 |
6331950 | Kuo et al. | Dec 2001 | B1 |
6339556 | Watanabe | Jan 2002 | B1 |
6351415 | Kushnarenko | Feb 2002 | B1 |
6353356 | Liu | Mar 2002 | B1 |
6353554 | Banks | Mar 2002 | B1 |
6356469 | Roohparvar et al. | Mar 2002 | B1 |
6359501 | Lin et al. | Mar 2002 | B1 |
6385086 | Mihara et al. | May 2002 | B1 |
6400209 | Matsuyama et al. | Jun 2002 | B1 |
6407537 | Antheunis | Jun 2002 | B1 |
6433624 | Grossnickle et al. | Aug 2002 | B1 |
6452438 | Li | Sep 2002 | B1 |
6469929 | Kushnarenko et al. | Oct 2002 | B1 |
6469935 | Hayashi | Oct 2002 | B1 |
6496414 | Kasa et al. | Dec 2002 | B1 |
6510082 | Le et al. | Jan 2003 | B1 |
6519180 | Tran et al. | Feb 2003 | B1 |
6522585 | Pasternak | Feb 2003 | B1 |
6525969 | Kurihara et al. | Feb 2003 | B1 |
6529412 | Chen et al. | Mar 2003 | B1 |
6535020 | Yin | Mar 2003 | B1 |
6535434 | Maayan et al. | Mar 2003 | B1 |
6552387 | Eitan | Apr 2003 | B1 |
6574139 | Kurihara | Jun 2003 | B1 |
6577514 | Shor et al. | Jun 2003 | B1 |
6577532 | Chevallier | Jun 2003 | B1 |
6594181 | Yamada | Jul 2003 | B1 |
6608526 | Sauer | Aug 2003 | B1 |
6614295 | Tsuchi | Sep 2003 | B1 |
6624672 | Confaloneri et al. | Sep 2003 | B1 |
6627555 | Eitan et al. | Sep 2003 | B1 |
6636440 | Maayan et al. | Oct 2003 | B1 |
6639837 | Takano et al. | Oct 2003 | B1 |
6643178 | Kurihara | Nov 2003 | B1 |
6650568 | Iijima | Nov 2003 | B1 |
6654296 | Jang et al. | Nov 2003 | B1 |
6665769 | Cohen et al. | Dec 2003 | B1 |
6677805 | Shor et al. | Jan 2004 | B1 |
6731542 | Le et al. | May 2004 | B1 |
6917544 | Maayan et al. | Jul 2005 | B1 |
6937523 | Eshel | Aug 2005 | B1 |
20020004878 | Norman | Jan 2002 | A1 |
20020034097 | Banks | Mar 2002 | A1 |
20020071313 | Takano et al. | Jun 2002 | A1 |
20020132436 | Eliyahu et al. | Sep 2002 | A1 |
20020145465 | Shor et al. | Oct 2002 | A1 |
20020191465 | Maayan et al. | Dec 2002 | A1 |
20030076159 | Shor et al. | Apr 2003 | A1 |
20030117841 | Yamashita | Jun 2003 | A1 |
20030117861 | Maayan et al. | Jun 2003 | A1 |
20030142544 | Maayan et al. | Jul 2003 | A1 |
20030202411 | Yamada | Oct 2003 | A1 |
20030208663 | Van Buskirk et al. | Nov 2003 | A1 |
20030214844 | Iijima | Nov 2003 | A1 |
20040008541 | Maayan et al. | Jan 2004 | A1 |
20040012993 | Kurihara | Jan 2004 | A1 |
20040013000 | Torii | Jan 2004 | A1 |
20040151034 | Shor et al. | Aug 2004 | A1 |
Number | Date | Country |
---|---|---|
0693781 | Jan 1996 | EP |
0740307 | Oct 1996 | EP |
0 843 398 | May 1998 | EP |
1 071 096 | Jan 2001 | EP |
1126468 | Aug 2001 | EP |
1164597 | Dec 2001 | EP |
0 656 628 | Apr 2003 | EP |
408106791 | Apr 1996 | JP |
10 334676 | Dec 1998 | JP |
02001118392 | Apr 2001 | JP |
02002216488 | Aug 2002 | JP |
WO 03036651 | Jun 2000 | WO |
WO 0046808 | Aug 2000 | WO |
WO 03063168 | Jul 2003 | WO |
WO 03088261 | Oct 2003 | WO |
Number | Date | Country | |
---|---|---|---|
20060034122 A1 | Feb 2006 | US |