This is a division of application Ser. No. 08/178,722, filed Jan. 10, 1994, a divisional of prior application Ser. No. 07/948,074, filed Sep. 21, 1992, and now U.S. Pat. No. 5,290,724, which is a continuation of application Ser. No. 07/677,028, filed Mar. 28, 1991, now abandoned.
Number | Name | Date | Kind |
---|---|---|---|
2655610 | Ebers | Oct 1953 | |
4117507 | Pacor | Sep 1978 | |
4282555 | Svedberg | Aug 1981 | |
4302875 | Satou et al. | Dec 1981 | |
4400711 | Avery | Aug 1983 | |
4484244 | Avery | Nov 1984 | |
4500845 | Ehni | Feb 1985 | |
4602267 | Shirato | Jul 1986 | |
4605872 | Rung | Aug 1986 | |
4626882 | Cottrell et al. | Dec 1986 | |
4630162 | Bell et al. | Dec 1986 | |
4692781 | Rountree et al. | Sep 1987 | |
4760433 | Young et al. | Jul 1988 | |
4808861 | Ehni | Feb 1989 | |
4821096 | Maloney | Apr 1989 | |
4855620 | Duvvury et al. | Aug 1989 | |
4896243 | Chatterjee et al. | Jan 1990 | |
4922371 | Gray et al. | May 1990 | |
4928023 | Marshall | May 1990 | |
4937639 | Yao et al. | Jun 1990 | |
4939616 | Rountree | Jul 1990 | |
5008724 | Shirai et al. | Apr 1991 | |
5012317 | Rountree | Apr 1991 | |
5019888 | Scott et al. | May 1991 | |
5036215 | Masleid et al. | Jul 1991 | |
5060037 | Rountree | Oct 1991 | |
5072273 | Avery | Dec 1991 | |
5077591 | Chen et al. | Dec 1991 | |
5083181 | Yoshida et al. | Jan 1992 | |
5140401 | Ker et al. | Aug 1992 | |
5465189 | Polgreen et al. | Nov 1995 |
Number | Date | Country |
---|---|---|
0255125 | Feb 1988 | EPX |
2336287 | Feb 1975 | DEX |
273722A | Nov 1989 | DEX |
60-253258 | Dec 1985 | JPX |
2-90669 | Mar 1990 | JPX |
2182491 | May 1987 | GBX |
Entry |
---|
IBM Technical Disclosure Bulletin, "Chip Encircling Electrostatic Protection" vol. 33, No. 9, Feb. 1991, pp. 5-6. |
IBM Technical Disclosure Bulletin; "Cascaded Electrostatic Discharge Protection Structure," vol. 30, No. 8, Jan. 1988, pp. 389-390. |
Avery, L.R., Using SCR's As Transient Protection Structures In Integrated Circuits, RCA DSRC, Princeton, NJ, pp. 177-180. no date. |
Lin, C.M., et al. A CMOS VLSI ESD Input Protection Device, DIFIDW, EOS/ESD Symposium Proceedings, 1984, pp. 202-209. no month. |
Pribyl, W., et al., CMOS Output Buffers for Megabit DRAM's, IEEE Journal of Solid-State Circuits, Special Correspondence, vol. 23, No. 3, Jun. 1988, pp. 816-819. |
Reczek, W., et al., Reliability of Latch-Up Characterization Procedures, Proc. IEEE 1990 Int'l. Conference on Microelectronic Test Structures, vol. 3, Mar. 1990, pp. 51-54. no month. |
Reczek, W., et al., Latch-Up Free CMOS Using Buried Polysilicon Diodes, Siemens AG, Corporate Research and Development, Otto-Hahn-Ring 6, D-8000 Munich 83, FRG, pp. 679-682. no date. |
Rountree, R.N., A Process-Tolerant Input Protection Circuit for Advanced CMOS Processes, Texas Instruments Incorporated, 1988 EOS/ESD Symposium. no date. |
Number | Date | Country | |
---|---|---|---|
Parent | 178722 | Jan 1994 | |
Parent | 948074 | Sep 1992 |
Number | Date | Country | |
---|---|---|---|
Parent | 677028 | Mar 1991 |