FLASH MEMORY DEVICE AND ERASE METHOD USING THE SAME

Abstract

A flash memory device includes a plurality of block selection circuits and a plurality of memory blocks. The plurality of block selection circuits generate a block select signal in response to a plurality of decoded block address signals and a block control signal. The plurality of memory blocks are connected to global lines in response to the block select signal, and include a plurality of memory cell arrays performing an erase operation in response to a well bias. Each of the block selection circuits generates the block select signal in response to the block control signal regardless of the plurality of decoded block address signals, or selects the block select signal to select a corresponding memory block in response to the plurality of decoded block address signals.

Description

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a circuit diagram of a block switch circuit of a conventional flash memory device.

FIG. 2 is a circuit diagram of a flash memory device including a block switch circuit according to an embodiment of the present invention.

DESCRIPTION OF SPECIFIC EMBODIMENTS

Embodiments according to the present invention will be described with reference to the accompanying drawings.

FIG. 2 is a circuit diagram of a flash memory device including a block switch circuit according to an embodiment of the present invention.

Referring to FIG. 2, a flash memory device 100 includes a plurality of block selection circuits 110a to 110x (where “a” to “x” are positive integers), and a plurality of memory blocks 120a to 120x (where “a” to “x” are positive integers). The plurality of block selection circuits 110a to 110x are connected to the plurality of memory blocks 120a to 120x, respectively.

The plurality of block selection circuits 110a to 110x have similar construction and operations. Thus, only the block selection circuit 110a is described as an example.

The block selection circuit 110a includes a control signal generator 111 and a select signal generator 112.

The control signal generator 111 generates a select control signal S2 in response to a plurality of decoded block address signals BA0 to BAi and a block control signal BAI.

The control signal generator 111 includes a NAND gate ND2, an AND gate AND, a latch LAT, and NMOS transistors N2 and N3. The NAND gate ND2 performs a NAND operation on the plurality of decoded block address signals BA0 to BAi, and outputs a combination signal S1. The AND gate AND performs an AND operation on the combination signal S1 and a signal of a node QA of the latch LAT, and generates the select control signal S2. The latch LAT includes inverters IV1 and IV2 connected in an inverse direction parallel structure. The NMOS transistor N2 is connected to a node QB of the latch LAT and a ground voltage Vss, and connects the node QB and the ground voltage Vss in response to a resetting signal BA_RST. The NMOS transistor N3 is connected to the node QA of the latch LAT and the ground voltage Vss, and connects the node QA and the ground voltage Vss in response to the block control signal BAI.

The select signal generator 112 includes a NAND gate ND1, a PMOS transistor P1, and a NMOS transistor N1. The PMOS transistor P1 is connected between a power supply voltage Vcc and a node NA. The PMOS transistor P1 has a gate connected to the ground voltage Vss, and supplies the power supply voltage Vcc to the node NA. The PMOS transistor P1 has a resistance value, and serves as a resistor. The NAND gate ND1 performs a NAND operation on a program precharge bar signal PCb, which is applied as a logic high level (e.g., a voltage of Vcc) at the time of an erase operation, and the select control signal S2, and generates a combination signal S3. The NMOS transistor N1 is connected to an output terminal of the NAND gate ND1, and outputs the combination signal S3 as a block select signal Bsel in response to a precharge signal PRE. At this time, the precharge signal PRE is a logic high voltage signal having a voltage of Vcc+Vth.

The plurality of memory blocks 120a to 120x have similar constructions and operations. Thus, only the memory block 120a is described as an example.

The memory block 120a includes a pass transistor unit 121 and a memory cell array unit 122.

The pass transistor unit 121 includes a plurality of pass transistors T1 to Tn. The plurality of pass transistors T1 to Tn are turned on in response to the block select signal Bsel, and connect a global drain select line GDSL and a drain select line, global word lines GWL<31:0> and word lines, and a global source select line GSSL and a source line, respectively.

The memory cell array unit 122 includes a plurality of cell arrays respectively having a string structure in which a plurality of memory cells MC0 to MC31, a drain select transistor and a source select transistor are connected in series.

An erase operation of the flash memory device according to an embodiment of the present invention is described in detail below with reference to FIG. 2.

The range of memory blocks on which an erase operation will be performed is set in order to specify a start block address and an end block address at the time of an instruction setting operation of the erase operation. Furthermore, for the purpose of an individual erase operation, a block address selected from a plurality of block addresses is specified. The block control signal BAI corresponding the start block address and the end block address of the plurality of block addresses, or the select block address is generated by a block address scan circuit (not shown). In some embodiments of the present invention, the block address scan circuit can be implemented using a general counter.

In one embodiment of the present invention, an example is described in which the erase start block is set to the memory block 120a, and the end block is set to the memory block 120x.

The resetting signal BA_RST is applied to the NMOS transistor N2 of the control signal generator 111, so that the node QB of the latch LAT and the ground voltage Vss are connected. Accordingly, the node QA is reset to a logic high level. Thereafter, the block control signal BAI shifts from a logic low level to a logic high level, so that the NMOS transistor N3 of the control signal generator 111 is turned on. Thus, the node QA of the latch LAT shifts to a logic low level (e.g., to ground voltage Vss).

The NAND gate ND2 performs a NAND operation on the plurality of decoded block address signals BA0 to BAi, and outputs the combination signal S1 of a low level. The AND gate AND performs a AND operation on the signal of a logic low level, of the node QA, and the combination signal S1 of a logic low level, and generates the select control signal S2 of a logic low level.

The node NA of the select signal generator 112, the power supply voltage Vcc supplied from the PMOS transistor P1 is discharged to a logic low level by the select control signal S2 of the control signal generator 111. At this time, the PMOS transistor P1 has a resistance value, and the node NA is stabilized to a logic low level. The NAND gate ND1 performs a NAND operation on the select control signal S2 of a logic low level and the program precharge bar signal PCb, which shifts to a logic high level at the time of the erase operation, and outputs the combination signal S3 of a logic high level. The NMOS transistor N1 is turned on in response to the precharge signal PRE of a logic high level Vcc+Vth, and outputs the combination signal S3 of a logic high level to the block select signal Bsel.

The block select signal Bsel activates the pass transistor unit 121 of the memory block 120a. In other words, the plurality of pass transistors T1 to Tn are turned on in response to the block select signal Bsel, and thus connect the global drain select line GDSL and the drain select line, the global word lines GWL<31:0> and the word lines, and the global source select line GSSL and the source line, respectively. At this time, in a state where a well bias of about 20 V is applied to the well of the memory block 120a as a logic high voltage, the erase operation is performed on the memory block 120a.

Thereafter, the block control signal BAI applied to the block selection circuit 110b is enabled by means of the block address scan circuit, so that the erase operation of the memory block 120b is carried out as described above. This process is sequentially performed until the erase operation of the end memory block 120x is completed.

In the case where the erase operation of the plurality of memory blocks is performed at the same time, the erase operation can be performed at the same time by enabling the block control signal BAI corresponding to the address of a corresponding memory block.

As described above, according to embodiments of the present invention, a block switch circuit of a flash memory device is controlled to erase a plurality of desired memory blocks at the same time or sequentially in response to a control signal intuitively enabled according to a decoded block address and a selected block address. Accordingly, an erase time of the device ca be shortened.

The above embodiments of the present invention are illustrative and not limitative. Various alternatives and equivalents are possible. Other additions, subtractions, or modifications are obvious in view of the present disclosure and are intended to fall within the scope of the appended claims.

Claims

1. A flash memory device, comprising: a plurality of block selection circuits to generate a block select signal in response to a plurality of decoded block address signals and a block control signal; anda plurality of memory blocks connected to global lines in response to the block select signal, and including a plurality of memory cell arrays performing an erase operation in response to a well bias,wherein each of the block selection circuits generates the block select signal in response to the block control signal regardless of the plurality of decoded block address signals, or selects the block select signal to select a corresponding memory block in response to the plurality of decoded block address signals.

2. The flash memory device of claim 1, wherein each of the plurality of block selection circuits comprises: a control signal generator to generate a select control signal in response to the plurality of decoded block address signals and the block control signal; anda select signal generator to generate the block select signal in response to the select control signal.

3. The flash memory device of claim 2, wherein the control signal generator comprises: a NAND gate to logically combine the plurality of decoded block address signals and generate a combination signal;a latch to store information corresponding to the block control signal;a transistor connected to an output node of the latch and a ground voltage, and configured to control an output node voltage of the latch in response to the block control signal; andan AND gate to logically combine the voltage of the output node of the latch and the combination signal and generate the select control signal.

4. The flash memory device of claim 2, wherein the select signal generator comprises: a NAND gate to logically combine the select control signal and a program precharge bar signal, and generate a combination signal; anda transistor to output the combination signal as the block select signal in response to a precharge signal.

5. The flash memory device of claim 1, wherein the block control signal is enabled in response to the selected block address signal.

6. The flash memory device of claim 1, wherein in the block control signal, respective block control signals are sequentially enabled in response to a start address and an end address of the selected block address signal.

7. The flash memory device of claim 6, further comprising a block address scan circuit having a counter to generate the block control signals, which are sequentially enabled, in response to the start address and the end address.

8. An erase method of a flash memory device, the method comprising: selecting a start memory block and an end memory block on which an erase operation will be performed from a plurality of memory blocks;sequentially enabling block selection circuits respectively connected from the start memory block to the end memory block; andsequentially erasing the memory blocks by applying an erase bias to wells of the start memory block to the end memory block.

9. An erase method of a flash memory device, the method comprising: selecting one or more memory blocks on which an erase operation will be performed from a plurality of memory blocks;enabling block selection circuits corresponding to the selected one or more memory blocks at substantially the same time; anderasing a plurality of memory blocks by applying an erase bias to the selected one or more memory blocks at substantially the same time.