Stan Kopec et al., "Obtaining 70MHz Performance in the MAX Architecture", Electronic Engineering, vol. 63, No. 773, May 1991, pp. 69, 70, 72, 74. |
Doug Conner, "PLD Architectures Require Scrutiny", EDN Electrical Design News, vol. 34, No. 20, Sep. 28, 1989, pp. 91, 93, 94, 96, 98, 100. |
Steve Landry, "Application--Specific IC's Relying on RAM, Implement Almost any Logic Function", Electronic Design, vol. 33, No. 25, Oct. 1985, pp. 123-128, 130. |
"Introduction to pLSI and ispLSI", pLSI and ispLSI Databook & Handbook, Lattice Semiconductor Corp., (undated), pp. 1--1 through 1-8. |
"pLSI 1032 programmable Large Scale Integration", Rev. A., Lattice Semiconductor Corp., Jan. 1992, pp. 2-1 through 2-29. |
"EPM7032 EPLD, High-Performance 32-Macrocell Device", Data Sheet, Altera Corp., Ver. 1, Dec. 1991, pp. 1-15. |
Om P. Agrawal, "AMD's Next Generation MACH.TM. 3xx/4xx Family Breaks New PLD Density/Speed Barrier", Conference Record, Wescon 92, Nov. 1992, pp. 100-106. |
Raymond Leung et al., "A 7.5 ns 350mW BiCMOS PAL.RTM.-type Device", Proceedings of the 1989 IEEE Custom Integrated Circuits Conference, May 1989, pp. 5.6.1-5.6.4. |