With advantages of high efficiency, long service life, all solid-state, electro luminescence, small size and environmental friendliness, light emitting diodes (LEDs) are known as the fourth generation of lighting sources or the energy-saving lighting sources and are widely applied in indication, display, decoration, backlight, general lighting, urban night lights, etc.
For LED chips with sapphire and AlN non-conductive substrates, thermal conductivity of the substrate is low, resulting in high temperature of the PN junction in lateral LEDs. To improve heat dissipation, a flip-chip structure with higher light emitting efficiency is proposed.
The present disclosure relates to a flip-chip light emitting device and the fabrication method thereof.
According to the first aspect of the present disclosure, a flip-chip light emitting device is provided, comprising: a light-emitting epitaxial laminated layer with two opposite surfaces, in which, the first surface is a light-emitting surface; a first electrode and a second electrode that are separated from each other on the second surface of the light-emitting epitaxial laminated layer; a non-conductive substrate with two opposite surfaces and two side walls connecting those two surfaces, in which, the first surface is connected to the light-emitting epitaxial laminated layer through the first and the second electrodes; and a first external electrode and a second external electrode on the second surface of the non-conductive substrate, which extend to the side walls of the non-conductive substrate till and at least cover parts of the side walls of the first and the second electrodes to form electrical connection.
Preferably, the light-emitting epitaxial laminated layer has a thinned single crystal substrate. In a preferred embodiment of the present disclosure, the growth substrate is an ultra-thin AlN and forms a roughening structure on the light-emitting surface, wherein, the substrate is 10 μm-100 μm thick, and the light-emitting wavelength of the light-emitting epitaxial laminated layer is 200 nm-360 nm.
Preferably, the edges of the first and the second electrodes extend beyond the light-emitting epitaxial laminated layer edge. In a preferred embodiment of the present disclosure, the extension distance equals to or is larger than 30 μm to avoid short circuit of the side walls of the light-emitting epitaxial laminated layer during fabrication of the first and the second external electrodes.
Preferably, the first and the second electrodes are of equal height and the space between them is 40-150 μm.
Preferably, a plating seed layer is formed between the non-conductive substrate and the first and the second external electrodes.
Preferably, the first and the second external electrodes are electroplated on the plating seed layer.
According to the second aspect of the present disclosure, a fabrication method for flip-chip light emitting devices is provided, comprising: 1) providing a light-emitting epitaxial wafer with two opposite surfaces composed of a growth substrate and a light-emitting epitaxial laminated layer, wherein, one side surface of the growth substrate is the first surface; 2) determining the size of the light emitting device, and dividing the light-emitting epitaxial laminated layer into a series of light-emitting epitaxial units, and fabricating a first electrode and a second electrode that are electrically isolated on each light-emitting epitaxial unit; 3) providing a non-conductive substrate with two opposite surfaces, and connecting the light-emitting epitaxial wafer to the first surface of the non-conductive substrate in a flip-chip way; 4) cutting the non-conductive substrate apart to expose the sides of the first and the second electrodes of each light-emitting epitaxial unit; 5) fabricating a first external electrode and a second external electrode on the second surface of the non-conductive substrate, which extend to the side walls of the non-conductive substrate till and at least cover parts of the side walls of the first and the second electrodes from the second surface of the non-conductive substrate to form electrical connection; and 6) singulating the light-emitting epitaxial wafer to form a flip-chip light emitting device.
Preferably, in step 1), the growth substrate is a single crystal substrate.
Preferably, the edges of the first and the second electrodes formed in step 2) extend beyond the light-emitting epitaxial laminated layer edge.
Preferably, in step 3), firstly form a metal bonding layer on the first surface of the non-conductive substrate and bond the light-emitting epitaxial wafer on the non-conductive substrate in a flip-chip way.
Preferably, in step 4), the growth substrate is thinned before cutting.
Preferably, in step 5), form a plating seed layer between the second surface and the side walls of the non-conductive substrate and then electroplate a first external electrode and a second external electrode on the plating seed layer.
In another aspect, a light-emitting system is provided including a plurality of the light-emitting devices described above. The light-emitting system can be used for displays, lighting, signage, etc.
The accompanying drawings, which are included to provide a further understanding of the invention and constitute a part of this specification, together with the embodiments, are therefore to be considered in all respects as illustrative and not restrictive. In addition, the drawings are merely illustrative, which are not drawn to scale.
Further detailed description will be made to the invention with the following embodiments.
Wherein, the transparent growth substrate 100 is a thinned single-crystal substrate. In this embodiment, the growth substrate is an ultra AlN substrate and can form a 10 μm-100 μm thick roughening structure on the light-emitting surface. A PN junction is formed between the first semiconductor layer 101 and the second semiconductor layer 102. When the first semiconductor layer 101 is a p-type semiconductor, the second semiconductor layer 102 can be an n-type semiconductor in different electrical property and vice versa. As a preferred embodiment, a multiple-quantum well structure can be formed between the first semiconductor layer 101 and the second semiconductor layer as an active layer, which can be a neutral-type, a p-type or an n-type semiconductor. When the applied current passes through the light-emitting epitaxial laminated layer, light is emitted. When the light-emitting epitaxial laminated layer is made of nitride-based material, ultraviolet, blue or green light will be emitted; when made of AlInGaP-based material, red, orange or yellow light in amber color will be emitted. An reflective layer 103 made of Ni/Al/Ti/Pt is on the second semiconductor layer surface, for upwards reflecting the light from the upper light-emitting epitaxial laminated layer and emitting from the light-emitting surface.
The first electrode 104 is on the surface of the first semiconductor layer 101, and the second electrode 105 is on the surface of the reflective layer 103; the first and the second electrodes are about 0.5 μm-5 μm thick and space between them is 40 μm-150 μm; their ends far from the light-emitting epitaxial laminated layer are on a same plane (i.e., the first and the second electrodes 104 and 105 are of equal height), and extend towards and beyond two sides of the light-emitting epitaxial laminated layer respectively by 30 μm or above. The first and the second electrodes 104 and 105 are made of any alloy comprising Cr, Ni, Co, Cu, Sn and Au; in preferred embodiments, a multi-structure like Cr/Pt/Au is adopted, and the top layer metal is Au.
An insulating layer 106 is filled in the gap between the first electrode 104 and the second electrode 105 and the gap between the first and the second electrodes 104 and 105 and the light-emitting epitaxial laminated layer to form a flat surface at the lower portion of the light-emitting epitaxial laminated layer. The insulating layer 106, on the one hand, guarantees electric isolation between the first and the second electrodes 104 and 105, and on the other hand, protects the light-emitting epitaxial laminated layer by forming a complete physical structure on the lower surface of the growth substrate 100. The insulating layer 106 can be made of SiO2, SOG, resin or photoresist.
A non-conductive substrate 200 is connected to the light-emitting epitaxial laminated layer through the first and the second electrodes 104 and 105, which is preferred to be made of heat-dissipating materials. In a preferred embodiment, a patterned metal bonding layer (not shown) is formed between the non-conductive substrate and the first and the second electrodes, which corresponds to and with area not more than 60% of the first and the second electrodes 104 and 105.
A first external electrode 202 and a second external electrode 203 are on the lower surface of the non-conductive substrate 200 and extend to the side walls 200a and 200b of the non-conductive substrate 200 till and at least cover parts of the side walls 104a and 105a of the first and the second electrodes 104 and 105 to wrap side walls 200a and 200b of the non-conductive substrate respectively and to form electrical connection with the first electrode 104 and the second electrode 105. The first and the second external electrodes are preferred to be 20 μm-200 μm thick. In a preferred embodiment, a plating seed layer 201, preferably made of Ni/Pt/Au, is formed between the non-conductive substrate 200 and the first and the second external electrodes 202 and 203 that are electroplated on this plating seed layer 201.
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
As shown in
Compared with the flip-chip light emitting devices with singulation bonding in prior art, full wafer processing is made possible in the fabrication method disclosed in the present invention, which requires no precise chip alignment and improves fabrication efficiency of flip chips. In addition, metal with good ductility bonds the submount to the chip to form a surface mounted and flip-chip light emitting device and greatly lowers package costs. During fabrication, the external electrodes are electroplated at the parallel direction with the first cutting direction to avoid risks like short circuit and electric leakage during anode and cathode package and bonding of chips.
All references referred to in the present disclosure are incorporated by reference in their entirety. Although specific embodiments have been described above in detail, the description is merely for purposes of illustration. It should be appreciated, therefore, that many aspects described above are not intended as required or essential elements unless explicitly stated otherwise. Various modifications of, and equivalent acts corresponding to, the disclosed aspects of the exemplary embodiments, in addition to those described above, can be made by a person of ordinary skill in the art, having the benefit of the present disclosure, without departing from the spirit and scope of the disclosure defined in the following claims, the scope of which is to be accorded the broadest interpretation so as to encompass such modifications and equivalent structures.
Number | Date | Country | Kind |
---|---|---|---|
2014 1 0517051 | Sep 2014 | CN | national |
The present application is a continuation of, and claims priority to, PCT/CN2015/078572 filed on May 8, 2015, which claims priority to Chinese Patent Application No. 201410517051.1 filed on Sep. 30, 2014. The disclosures of these applications are hereby incorporated by reference in their entirety.
Number | Name | Date | Kind |
---|---|---|---|
20090224278 | Nagai | Sep 2009 | A1 |
20120138988 | Lee | Jun 2012 | A1 |
Number | Date | Country | |
---|---|---|---|
20170133557 A1 | May 2017 | US |
Number | Date | Country | |
---|---|---|---|
Parent | PCT/CN2015/078572 | May 2015 | US |
Child | 15417227 | US |