Claims
- 1. A nonvolatile memory cell comprising:
- a post of semiconductive material having at least a first and second sidewalls on opposite sides of said post and having a first conductivity type;
- a first doped region of a second conductivity type formed in said post adjacent to said first sidewall;
- a second doped region of said second conductivity type formed in said post adjacent to said second sidewall, said second doped region being separated from said first doped region and being positioned opposite from said first doped region across said post;
- a channel region formed in said post between said first and second doped regions;
- a first dielectric layer formed on said post;
- a first conductive layer formed on said first dielectric layer, said first conductive layer extending over said first and second doped regions;
- a second dielectric layer formed on said first conductive layer; and
- a second conductive layer formed on said second dielectric layer.
- 2. A nonvolatile cell as in claim 1 wherein said first doped region extends from the top of said post to the base of said post.
- 3. A nonvolatile cell as in claim 1 wherein said second doped region extends from the top of said post to the base of said post.
- 4. A nonvolatile cell as in claim 1 wherein said post is defined by trenches formed in the face of a substrate on opposite sides of said post, said trenches extending the length of an array of said nonvolatile cells, a plurality of said cells being formed in different portions of said post.
- 5. A nonvolatile cell as in claim 1 wherein said first conductive layer extends from the base of said post on said first sidewall to the base of said post on said second sidewall.
- 6. A nonvolatile cell as in claim 1 wherein said second conductive layer comprises a lead extending the width of an array of said nonvolatile cells.
- 7. A nonvolatile cell as in claim 1 wherein said first dielectric layer comprises silicon dioxide.
- 8. A nonvolatile cell as in claim 1 wherein said second dielectric layer comprises silicon dioxide.
- 9. A nonvolatile cell as in claim 1 wherein said first conductive layer comprises polycrystalline silicon.
- 10. A nonvolatile cell as in claim 1 wherein said second conductive layer comprises polycrystalline silicon.
- 11. A nonvolatile cell as in claim 1 wherein said post comprises crystalline silicon.
- 12. A nonvolatile cell as in claim 1 wherein said second dielectric layer comprises silicon dioxide and silicon nitride.
- 13. An array of nonvolatile memory cells, each cell comprising:
- a post of semiconductive material having at least a first and second sidewalls on opposite sides of said post and having a first conductivity type;
- a first doped region of a second conductivity type formed in said post adjacent to said first sidewall;
- a second doped region of said second conductivity type formed in said post adjacent to said second sidewall, said second doped region being separated from said first doped region and being positioned opposite from said first doped region across said post;
- a channel region formed in said post between said first and second doped regions;
- a first dielectric layer formed on said post;
- a first conductive layer formed on said first dielectric layer, said first conductive layer extending over said first and second doped regions;
- a second dielectric layer formed on said first conductive layer; and
- a second conductive layer formed on said second dielectric layer.
- 14. An array as in claim 13 wherein said first doped region extends from the top of said post to the base of said post.
- 15. An array as in claim 13 wherein first doped region extends along the sidewall of said post the length of said array, said first doped region serving as a bit line in said array.
- 16. An array as in claim 13 wherein said second doped region extends from the top of said post to the base of said post.
- 17. An array as in claim 13 wherein second doped region extends along the sidewall of said post the length of said array, said first doped region serving as a bit line in said array.
- 18. An array as in claim 13 wherein said post is defined by trenches formed in the face of a substrate on opposite sides of said post, said trenches extending the length of said array of said nonvolatile cells, a plurality of said cells being formed in different portions of said post.
- 19. An array as in claim 13 wherein said first conductive layer extends from the base of said post on said first sidewall to the base of said post on said second sidewall.
- 20. An array as in claim 13 wherein said second conductive layer comprises a lead extending the width of an array of said nonvolatile cells.
- 21. An array as in claim 13 wherein said first dielectric layer comprises silicon dioxide.
- 22. An array as in claim 13 wherein said second dielectric layer comprises silicon dioxide.
- 23. An array as in claim 13 wherein said first conductive layer comprises polycrystalline silicon.
- 24. An array as in claim 13 wherein said second conductive layer comprises polycrystalline silicon.
- 25. An array as in claim 13 wherein said post comprises crystalline silicon.
- 26. An array as in claim 13 wherein said second dielectric layer comprises silicon dioxide and silicon nitride.
Parent Case Info
This is a continuation of application Ser. No. 469,814, filed Jan. 23, 1990, now U.S. Pat. No. 4,979,004, issued Dec. 18, 1990.
US Referenced Citations (13)
Foreign Referenced Citations (7)
Number |
Date |
Country |
118981 |
Oct 1978 |
JPX |
126973 |
Oct 1981 |
JPX |
061188 |
Apr 1984 |
JPX |
078576 |
May 1984 |
JPX |
154071 |
Sep 1984 |
JPX |
144879 |
Jul 1986 |
JPX |
072171 |
Apr 1987 |
JPX |
Non-Patent Literature Citations (2)
Entry |
IBM Technical Disclosure Bulletin, vol. 24, #3, pp. 1331-1333 by Tsang. |
IEEE Electron Device Letters, vol. EDL-8, #4, pp. 146-147 by Esquivel et al. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
469814 |
Jan 1990 |
|