U.S. Patent Application Ser. No. 08/145,902 filed Oct. 29, 1993 entitled "Speculative Instruction Queue and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"-- David B. Witt, Attorney Docket M-2279 US. |
U.S. Patent Application Ser. No. 08/145,905 filed Oct. 29, 1993 entitled "Pre-Decoded Instruction Cache and Method Therefor Particularly Suitable for Variable Byte-Length Instructions"-- David B. Witt and Michael D. Goddard, Attorney Docket M-2278 US. |
U.S. Patent Application Ser. No. 08/146,382 filed Oct. 29, 1993 entitled "High Performance Superscalar Microprocessor" -- David B. Witt and William M. Johnson, Attorney Docket M-2518 US. |
U.S. Patent Application Ser. No. 08/146,383 filed Oct. 29, 1993 entitled "Superscalar Instruction Decoder" -- David B. Witt and Michael D. Goddard, Attorney Docket M-2280 US. |
U.S. Patent Application Ser. No. 08/233568 filed Apr. 26, 1994 entitled "A Range Finding Circuit Using Circular Carry Lookahead" -- Scott A. White, Attorney Docket M-2657 US. |
U.S. Patnt Application Ser. No. 08/252,308 filed Jun. 1, 1994 entitled "Resynchronization of a Superscalar Processor" -- Scott A. White and Michael D. Goddard, Attorney Docket M-2411 US. |
Brian Case, "AMD Unveils First Superscalar 29K Core", Microprocessor Report, Oct. 24, 1994, pp. 23-26. |
Michael Slater, "AMD's K5 Designed to Outrun Pentium", Microprocessor Report, Oct. 24, 1994, pp. 1, 6-11. |
Gurindar S. Sohi, "Instruction Issue Logic for High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transaction on Computers, vol. 39, No. 3, .COPYRGT.1990, pp. 349-359. |
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings CompCom Spring '91, Feb. 1991, pp. 13-18. |
R.M. Tomasulo, An Efficient Algorithm for Exploiting Multiple Arithmetic Units, IBM Journal, Jan. 1967, vol. 11, pp. 25-32. |
U.S. Patent Application Ser. No. 08/146,376, filed Oct. 29, 1993 entitled, "High Performance Load-Store Functional Unit and Data Cache", Wm. M. Johnson, David B. Witt, and Murali Chinnokonda, Attorney Docket No. M-2281 US. |
U.S. Patent Application Ser. No. 08/233,563, filed Apr. 26, 1994 entitled, "Mixed Integer/Floating Point Core", Scott A. White, Michael D. Goddard, and Wm. M. Johnson, Attorney Docket No. M-2518-1P US. |
Toyohiko Yoshia, et al., "The Approach to Multiple Instruction Execution in the GMICRO/400 Processor", .COPYRGT.1991, pp. 185-195. |
Val Popescu, et al., "The Metaflow Architecture", IEEE Micro, Jun. 1991, vol. 11, No. 3, pp. 10-13, 63-73. |
IBM Technical Diclosure Bulletin, "Variable-Performance Processors", vol. 17, No. 12, May 1975, pp. 3708-3710. |
Donald Alpert and Dror Avnon of Intel Corporation, Architecture of the Pentium Microprocessor, 1993 Jun. pp. 11-21, 8207 IEEE Micro 13 (1993) Jun., No. 3, Los Alamitos, CA US. |
Bob Ryan, MI Challenges Pentium, 1994 Jan., pp. 83-87, 4465 Byte 19 (1994) Jan., No. 1, Peterborough, NH, US. |
David Bursky, Traditional CISC CPUs and MPUs Move Toward RISC to Boost Performance, 1994 Dec. 05, 2328 Electronic Design 42 (1994) Dec. 05, No. 25, Cleveland, OH, US. |