Mamoru Terauchi, Naoyuki Shigyo, Akihiro Nitayama, and Fumio Horiguchi, “ Depletion Isolation Effect of Surrounding Gate Transistors,” IEEE Trans. Electr. Devices, vol. 44, No. 12, (1997) pp. 2303-2305.* |
Hon-Sum Philip Wong, Kevin K. Chan, and Yuan Taur, “Self-Aligned (Top and Bottom) Double-Gate MOSFET with a 25 nm Thick Silicon Channel,” Proc. IEDM (1997) pp. 427-430.* |
Clement II Wann, Kenji Noda, Tetsu Tanaka, Makota Yoshida, and Chenming Hu, “A Comparative Study of Advanced MOSFET Concepts,” IEEE Trans. Electr. Devices, vol. 43, No. 10, (1996) pp. 1742-1753.* |
James A. Hutchby, George I. Bourianoff, Victor V. Zhirnov, and Joe E. Brewer, “Extending the Road Beyond CMOS,” IEEE Circuits and Devices Magazine, Mar., 2002, pp 28-41.* |
Preliminary Search Report dated Apr. 28, 2000 for French Patent Application No. 99 12406. |