Patent Grant
9704449
This application claims priority from and the benefit of Korean Patent Application No. 10-2015-0010203, filed on Jan. 21, 2015, which is hereby incorporated by reference for all purposes as if fully set forth herein.
Field
Exemplary embodiments relate to a gate driving circuit and a display device including the same, and more particularly, to a gate driving circuit not including a dummy driver and a display device including the same.
Discussion of the Background
A display device includes a display panel and a driving unit for driving the display panel. The display panel includes a display area displaying an image and a non-display area surrounding the display area. The display area includes gate lines extended in a first direction and data lines extended in a second direction perpendicular to the first direction.
The driving unit includes a timing controller, a gate driving circuit, and a data driver. The gate driving circuit is disposed in the non-display area located outside the display area in the first direction and connected to the gate lines. The data driver is mounted on a chip on film (COF) package or a printed circuit board, and the COF package or printed circuit board is connected to the non-display area located outside the display area in the second direction.
The above information disclosed in this Background section is only for enhancement of understanding of the background of the inventive concept, and, therefore, it may contain information that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
Exemplary embodiments provide a display device in which a bezel width is reduced in one direction.
Additional aspects will be set forth in the detailed description which follows, and, in part, will be apparent from the disclosure, or may be learned by practice of the inventive concept.
An exemplary embodiment discloses a gate driving circuit including m stages (where m is an integer of 4 or greater), each of which outputs a gate signal and is sequentially connected in a cascade arrangement, the gate driving circuit including: an (m−1)-th stage externally receiving a first dummy signal for a first time period to control a turn-off; an m-th stage externally receiving a second dummy signal for the first time period to control the turn-off; an (m−2)-th stage receiving an m-th carry signal for a second time period from the m-th stage and externally receiving the second dummy signal for the second time period to control the turn-off; and an (m−3)-th stage receiving an (m−1)-th carry signal for the second time period from the (m−1)-th stage and externally receiving the first dummy signal for the first time period to control the turn-off, wherein the first time period is longer than the second time period.
An exemplary embodiment also discloses a display device including a thin film transistor substrate including a display area comprising gate lines extended in a first direction and a plurality of data lines insulated from the plurality of gate lines and extended in a second direction intersecting with the first direction, and a non-display area peripheral to the display area. A gate driving circuit is disposed in the non-display area and includes a gate driving circuit including m stages (where m is an integer of 4 or greater) for providing a gate signal to the gate lines, wherein the gate driving circuit includes an (m−1)-th stage externally receiving a first dummy signal during a first time period to control a turn-off; an m-th stage externally receiving a second dummy signal during the first time period to control the turn-off; an (m−2)-th stage receiving an m-th carry signal for a second time period from the m-th stage and externally receiving the second dummy signal for the second time period to control the turn-off; and an (m−3)-th stage receiving an (m−1)-th carry signal for the second time period from an (m−1)-th stage and externally receiving the first dummy signal for the first time period to control the turn-off, wherein the first time period is longer than the second time period.
The foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the claimed subject matter.
The accompanying drawings, which are included to provide a further understanding of the inventive concept, and are incorporated in and constitute a part of this specification, illustrate exemplary embodiments of the inventive concept, and, together with the description, serve to explain principles of the inventive concept.
In the following description, for the purposes of explanation, numerous specific details are set forth in order to provide a thorough understanding of various exemplary embodiments. It is apparent, however, that various exemplary embodiments may be practiced without these specific details or with one or more equivalent arrangements. In other instances, well-known structures and devices are shown in block diagram form in order to avoid unnecessarily obscuring various exemplary embodiments.
In the accompanying figures, the size and relative sizes of layers, films, panels, regions, etc., may be exaggerated for clarity and descriptive purposes. Also, like reference numerals denote like elements.
When an element or layer is referred to as being “on,” “connected to,” or “coupled to” another element or layer, it may be directly on, connected to, or coupled to the other element or layer or intervening elements or layers may be present. When, however, an element or layer is referred to as being “directly on,” “directly connected to,” or “directly coupled to” another element or layer, there are no intervening elements or layers present. For the purposes of this disclosure, “at least one of X, Y, and Z” and “at least one selected from the group consisting of X, Y, and Z” may be construed as X only, Y only, Z only, or any combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ. Like numbers refer to like elements throughout. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
Although the terms first, second, etc. may be used herein to describe various elements, components, regions, layers, and/or sections, these elements, components, regions, layers, and/or sections should not be limited by these terms. These terms are used to distinguish one element, component, region, layer, and/or section from another element, component, region, layer, and/or section. Thus, a first element, component, region, layer, and/or section discussed below could be termed a second element, component, region, layer, and/or section without departing from the teachings of the present disclosure.
Spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper,” and the like, may be used herein for descriptive purposes, and, thereby, to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the drawings. Spatially relative terms are intended to encompass different orientations of an apparatus in use, operation, and/or manufacture in addition to the orientation depicted in the drawings. For example, if the apparatus in the drawings is turned over, elements described as “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. Furthermore, the apparatus may be otherwise oriented (e.g., rotated 90 degrees or at other orientations), and, as such, the spatially relative descriptors used herein interpreted accordingly.
The terminology used herein is for the purpose of describing particular embodiments and is not intended to be limiting. As used herein, the singular forms, “a,” “an,” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. Moreover, the terms “comprises,” “comprising,” “includes,” and/or “including,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, components, and/or groups thereof, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
Various exemplary embodiments are described herein with reference to sectional illustrations that are schematic illustrations of idealized exemplary embodiments and/or intermediate structures. As such, variations from the shapes of the illustrations as a result, for example, of manufacturing techniques and/or tolerances, are to be expected. Thus, exemplary embodiments disclosed herein should not be construed as limited to the particular illustrated shapes of regions, but are to include deviations in shapes that result from, for instance, manufacturing. As such, the regions illustrated in the drawings are schematic in nature and their shapes are not intended to illustrate the actual shape of a region of a device and are not intended to be limiting.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure is a part. Terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and will not be interpreted in an idealized or overly formal sense, unless expressly so defined herein.
The display panel 100 displays an image. The display panel 100 may include various display panels such as an organic light emitting display panel, a liquid crystal display panel, a plasma display panel, an electrophoresis display panel, and an electrowetting display panel, and the description hereinafter will be provided with a liquid crystal display panel exemplified as the display panel 100.
The display panel 100 includes a thin film transistor (TFT) substrate 10, a counter substrate 20, and a liquid crystal layer LC disposed therebetween.
The TFT substrate 10 includes a display area DA and a non-display area NA surrounding the display area DA. The display area DA is an area on which an image is displayed, and a non-display area is an area on which an image is not displayed by being covered with a black matrix or the like.
The display area DA includes a plurality of data lines D1 to Dn, a plurality of gate lines G1 to Gm, and a plurality of pixels PX disposed in a matrix formed by the plurality of gate lines G1 to Gm and the plurality of data lines D1 to Dn. The gate lines G1 to Gm are extended in a first direction DR1 and separated from each other in a second direction DR2 perpendicular to the first direction DR1. The data lines D1 to Dn are extended in the second direction DR2 and separated from each other in the first direction DR1.
The non-display area NA may include a first non-display area NA1 and a second non-display area NA2. The first non-display area NA1 is peripheral area of the display area DA in the second direction DR2. Based on
The counter substrate 20 is disposed opposite to the TFT substrate 10. The counter substrate 20 may include a color filter providing a color to an image and the black matrix overlapping the non-display area NA.
The liquid crystal layer LC includes a plurality of liquid crystal molecules having a dielectric anisotropy. The liquid crystal molecules of the liquid crystal layer LC rotate in a specific direction according to an electric field formed in the liquid crystal layer LC and adjust transmittance of light incident to the liquid crystal layer LC.
The flexible PCB 200 electrically connects the display panel 100 and the PCB 300. The flexible PCB 200 includes a base film 220 and an integrated circuit chip 210 formed on the base film 220.
The flexible PCB 200 may be mounted on the display panel 100 in a “C”-shaped curved state. The flexible PCB 200 may extend along a side surface on the top surface of the TFT substrate 10 and be fixed on the bottom surface of the TFT substrate 10. To this end, the flexible substrate 200 is flexible.
The PCB 300 plays a role in driving the display panel 100. The PCB 300 may include a driving substrate (not illustrated) and a plurality of circuit components (not illustrated) mounted on the driving substrate (not illustrated). The PCB 300 may be mounted on the bottom surface of the TFT substrate 10 with the flexible PCB 200 curved and mounted thereon.
The display device 1000 may further include a timing controller (not illustrated), a gate driving circuit 400, and a data driver (not illustrated).
The timing controller may be mounted on either the flexible PCB 200 or the PCB 300. The timing controller receives a control signal to generate a gate control signal and a data control signal. The timing controller outputs the gate control signal to the gate driving circuit 400 and the data control signal to the data driver. The timing controller may receive an image signal and output the image signal to the data driver.
The gate control signal may include a vertical start signal for starting operation of the gate driving circuit 400 and a gate clock signal determining an output time of the gate signal.
The data control signal may include a horizontal start signal for starting operation of the data driver, a polarity inversion signal for controlling the polarity of a data voltage output from the data driver, and a load signal for determining a time when the data voltage is output.
The gate driving circuit 400 may be mounted on the TFT substrate 10. In detail, the gate driving circuit 400 may be disposed to overlap the first non-display area NA1.
The gate driving circuit 400 may generate the gate signal based on the gate control signal. The gate driving circuit 400 is electrically connected to the gate lines G1 to Gm and sequentially outputs the gate signal to the gate lines G1 to Gm.
The display panel 100 may further include connection lines L1 to L2m connecting the gate driving circuit 400 and the gate lines G1 to Gm to each other. The connection lines L1 to L2m are extended in the second direction DR2 and separated from the data lines D1 to Dn.
The gate driving circuit 400 may include the first and second driving circuits 410 and 420 separated from each other.
Each of the first and second gate driving circuit 410 and 420 may be connected to the gate lines G1 to Gm.
The connection lines L1 to L2m may include first connection lines L1 to Lm and second connection lines Lm+1 to L2m. The first connection lines L1 to Lm connect the first gate driving circuit 410 to the gate lines G1 to Gm, and the second connection lines Lm1 to L2m connect the second gate driving circuit 420 to the gate lines G1 to Gm. The number of the first connection lines L1 to Lm may be the same as that of the gate lines G1 to Gm. The first connection lines L1 to Lm may be respectively connected to the gate lines G1 to Gm, and the second connection lines Lm+1 to L2m may be respectively connected to the gate lines G1 to Gm.
The first connection lines L1 to Lm may have different lengths from each other and the second connection lines Lm+1 to L2m may have different lengths from each other.
The first connection lines L1 to Lm may have respectively shorter lengths than the second connection lines Lm+1 to L2m. As an example, the first connection lines L1 to Lm may be connected to the gate lines G1 to Gm from the first gate driving circuit 410 in the second direction DR2 via the shortest routes. In addition, the second connection lines Lm+1 to L2m are extended in the second direction DR2 to pass through the display area DA, and curved at the first non-display NA1 outside an m-th gate line Gm to be connected to the gate lines G1 to Gm.
One gate line may be connected to a first main connection line and a second connection line. In detail, a first gate line G1 may be connected to a first line L1 of the first connection lines and a 2m-th line L2m of the second connection lines. Similarly, the m-th gate line Gm may be connected to an m-th line Lm of the first connection lines and an (m+1)-th line Lm+1 of the second connection lines.
Typically, the gate driving circuit includes a plurality of stages respectively connected to the gate lines GL1 to GLm and at least one dummy stage for applying a carry signal to a part of the plurality of stages. However, referring to
The plurality of stages SRC1 to SRCm are respectively connected to the gate lines G1 to Gm in one-to-one correspondence. In other words, the plurality of stages SRC1 to SRCm may respectively provide gate signals Gout1 to Gout(m) to the plurality of gate lines G1 to Gm.
Each of the plurality of stages SRC1 to SRCm includes an input terminal IN, a clock terminal CK, first and second voltage input terminals V1 and V2, first and second control terminals CT1 and CT2, an output terminal OUT, and a carry terminal CR.
The input terminal IN of each of the plurality of stages SRC1 to SRCm is electrically connected to the carry terminal CR of a preceding stage and receives a carry signal of the preceding stage. For example, the input terminal IN of the ith stage (not illustrated) is electrically connected to the carry terminal CR of (i−1)-th stage. Here, i is an integer greater than 1 and smaller than n.
However, the input terminal IN of the first stage SRC1 of the plurality of stages SRC1 to SRCm receives a start signal STV for starting to drive the gate driving circuits 410 and 420 instead of the carry signal of a preceding stage.
Any one clock signal among first to fourth clock signals CK1 to CK4 is input to the clock terminal CK of each of the plurality of stages SRC1 to SRCm. In detail, the first stage SRC1 receives the first clock signal CK1 and the second stage SRC2 receives the second clock signal CK2. The third stage SRC3 receives the third clock signal CK3 and the fourth stage SRC4 receives the fourth clock signal CK4. In this order, the fifth to m-th stages SRC5 to SRCm respectively and sequentially receive the first to fourth clock signals CK1 to CK4. The first to fourth clock signals CK1 to CK4 are used as a gate voltage of each of the stages SRC1 to SRCm.
A first voltage VSS1 (or a first low voltage) is applied to the first voltage input terminal V1 of each of the plurality of stages SRC1 to SRCm and a second voltage VSS2 (or a second low voltage) is applied to the second voltage input terminal V2 of each of the plurality of stages SRC1 to SRCm. The second voltage VSS2 may have a lower voltage level than the first voltage VSS1. The first and second voltages VSS1 and VSS2 may be a ground voltage or a negative voltage.
The first control terminal CT1 of each of odd numbered stages SRC1 to SRCm−1 of the plurality of stages SRC1 to SRCm is electrically connected to the carry terminal CR of the next odd numbered stage and receives a carry signal from the next odd numbered stage. In addition, the second control terminal CT2 of each of the odd numbered stages SRC1 to SRCm−1 is electrically connected to a carry terminal CR of one following the next odd numbered stage and receives a carry signal from the one following the next odd numbered stage.
For example, the first control terminal CT1 of the first stage SRC1 is electrically connected to the carry terminal CR of the third stage SRC3 and receives a third carry signal. In addition, the second control terminal CT2 of the first stage SRC1 is electrically connected to the carry terminal CR of the fifth stage SRC5 and receives a fifth carry signal.
The first control terminal CT1 of each of even numbered stages SRC2 to SRCm of the plurality of stages SRC1 to SRCm is electrically connected to the carry terminal CR of the next even numbered stage and receives a carry signal from the next even numbered stage. In addition, the second control terminal CT2 of each of even numbered stages SRC2 to SRCm is electrically connected to the carry terminal CR of one following the next even numbered stage and receives a carry signal from the one following the next even numbered stage.
For example, the first control terminal CT1 of the second stage SRC2 is electrically connected to the carry terminal CR of the fourth stage SRC4 and receives a fourth carry signal. In addition, the second control terminal CT2 of the second stage SRC2 is electrically connected to the carry terminal CR of the sixth stage SRC6 and receives a sixth carry signal.
In an exemplary embodiment, dummy stages do not exist for applying carry signals to the second control terminals CT2 of the (m−3)-th and (m−2)-th stages SRCm−3 and SRCm−2 and the first and second control terminals CT1 and CT2 of the (m−1)-th terminal and m-th stages SRCm−1 and SRCm. Therefore, in the exemplary embodiment, dummy signals DUMMY 1 and DUMMY 2 are applied externally to the (m−3)-th to m-th stages SRC(m−3) to SRCm.
The first control terminal CT1 of the (m−3)-th stage SRCm−3 is electrically connected to the carry terminal CR of the (m−1)-th stage SRCm−1 and receives a carry signal from the (m−1)-th stage SRCm. However, since the gate driving circuits 410 and 420 according to an exemplary embodiment do not include the dummy stage, there is not a stage applying a carry signal to the second control terminal CT2 of the (m−3)-th stage SRm−3. Accordingly, the first dummy signal DUMMY1 is applied externally to the second control terminal CT2 of the (m−3)-th stage SRm−3.
The first control terminal CT1 of the (m−2)-th stage SRCm−2 is electrically connected to the carry terminal CR of the m-th stage SRCm and receives a carry signal from the m-th stage SRCm. Accordingly, the second dummy signal DUMMY2 is applied externally to the second control terminal CT2 of the (m−2)-th stage SRm−2.
The first dummy signal DUMMY1 is applied externally to the first and second control terminals CT1 and CT2 of the (m−1)-th stage SRCm−1.
The second dummy signal DUMMY2 is applied externally to the first and second control terminals CT1 and CT2 of the m-th stage SRCm.
The carry signal and the first and second dummy signals DUMMY1 and DUMMY2 are applied to turn off the plurality of stages SRC1 to SRCm. For applying a turn-off signal to the plurality of stages SRC1 to SRCm, two carry signals are applied to each of the plurality of stages SRC1 to SRCm. The first dummy signal DUMMY is applied as a carry signal to the first and second control terminals CT1 and CT2 of the (m−1)-th stage SRCm−1, and the second dummy signal DUMMY2 is applied as a carry signal to the first and second control terminals CT1 and CT2 of the m-th stage SRCm. In this way, since they are simultaneously applied to the first and second control terminals CT1 and CT2, each of the first and second dummy signals DUMMY1 and DUMMY2 is applied for a longer time period than the carry signal. For example, the first and second dummy signals DUMMY1 and DUMMY2 may be applied for twice as long as the carry signal.
The first and second dummy signals DUMMY1 and DUMMY2 are signals applied from outside of the gate driving circuits 410 and 420. In an exemplary embodiment, the first and second dummy signals DUMMY1 and DUMMY2 may be output from the integrated circuit chip 210.
When the first carry signal CR1 is transitioned to the low state, the third carry signal CR3 output from the third stage SRC3 is applied to the first control terminal CT1 in order to turn-off the first stage SRC1. In addition, in order to turn off the first stage SRC1, when the third carry signal CR3 is transitioned to a low state, the fifth carry signal SRC5 output from the fifth stage SRC5 is applied to the second control terminal CT2.
When the second clock signal CK2 applied to the clock terminal CK of the second stage SRC2 is transitioned to a high state, the second carry signal CR2 output from the carry terminal CR of the second stage SRC2 is transitioned to a high state. When the second clock signal CK2 is transitioned to a low state, the second carry signal CR2 is transitioned to a low state.
When the second carry signal CR2 is transitioned to the low state, the fourth carry signal CR4 output from the fourth stage SRC4 is applied to the first control terminal CT1 in order to turn off the second stage SRC2. In addition, in order to turn off the second stage SRC2, when the fourth carry signal CR4 is transitioned to a low state, the sixth carry signal SRC6 output from the sixth stage SRC6 (not illustrated) is applied to the second control terminal CT2.
When the third clock signal CK3 applied to the clock terminal CK of the third stage SRC3 is transitioned to a high state, the third carry signal CR3 output from the carry terminal CR of the third stage SRC3 is transitioned to a high state. When the third clock signal CK3 is transitioned to a low state, the third carry signal CR3 is transitioned to a low state.
When the third carry signal CR3 is transitioned to the low state, the fifth carry signal CR5 output from the fifth stage SRC5 is applied to the first control terminal CT1 in order to turn off the third stage SRC3. In addition, when the fifth carry signal CR5 is transitioned to a low state, the seventh carry signal SRC7 output from the seventh stage SRC7 (not illustrated) is applied to the second control terminal CT2 in order to turn off the third stage SRC3.
When the fourth clock signal CK4 applied to the clock terminal CK of the fourth stage SRC4 is transitioned to a high state, the fourth carry signal CR4 output from the carry terminal CR of the fourth stage SRC4 is transitioned to a high state. When the fourth clock signal CK4 is transitioned to a low state, the fourth carry signal CR4 is transitioned to a low state.
When the fourth carry signal CR4 is transitioned to the low state, the sixth carry signal CR6 output from the sixth stage SRC6 is applied to the first control terminal CT 1 in order to turn off the fourth stage SRC4. In addition, when the sixth carry signal CR6 is transitioned to a low state, the eighth carry signal SRC8 output from the eighth stage SRC8 (not illustrated) is applied to the second control terminal CT2 in order to turn off the fourth stage SRC4.
The first clock signal CK1 is applied again to the fifth stage SRC5 and a carry signal may be output as described above.
An (m−1)-th carry signal CR(m−1) output from the carry terminal CR of the (m−1)-th stage SRCm−1 is transitioned to a high state at a first time t1. When the (m−1)-th carry signal CR(m−1) is transitioned to the high state, the third clock signal CK3 transitioned to a high state is applied to the clock terminal CK of the (m−1)-th stage SRCm−1.
An m-th carry signal CR(m) output from the carry signal SR of the m-th stage SRCm is transitioned to a high state at a second time t2. When the m-th carry signal CR(m) is transitioned to a high state, the fourth clock signal CK4 transitioned to a high state is applied to the clock terminal CK of the m-th stage SRCm.
An (m−1)-th carry signal CR(m−1) output from the carry signal CR of the (m−1) stage SRCm−1 is transitioned to a low state at a third time t3. When the (m−1)-th carry signal CR(m−1) is transitioned to the low state, the first dummy signal DUMMY transitioned to a high state is applied to the first and second control terminals CT1 and CT2 in order to turn off the (m−1)-th stage SRCm−1. The first dummy signal DUMMY1 in the high stage is also applied to the first control terminal CT1 of the (m−3)-th stage SRCm−3.
An m-th carry signal CR(m) output from the carry signal CR of the m-th stage SRCm is transitioned to a low state at a fourth time t4. When the m-th carry signal CR(m) is transitioned to the low state, the second dummy signal DUMMY2 transitioned to a high state is applied to the first and second control terminals CT1 and CT2 in order to turn off the m-th stage SRCm. The second dummy signal DUMMY2 in the high stage is also applied to the first control terminal CT1 of the (m−2)-th stage SRCm−2.
The first dummy signal DUMMY 1 is transitioned to a low state at a fifth time t5. In addition, the second dummy signal DUMMY 2 is transitioned to a low state at a sixth time t6.
Since the gate driving circuits 410 and 420 according to an exemplary embodiment of the inventive concept do not include a dummy stage, a carry signal is externally applied to the second control terminals CT2 of the (m−3)-th and (m−2)-th stages and the first and second control terminals CT1 and CT2 of the (m−1)-th and m-th stages. Therefore, the first and second dummy signals DUMMY1 and DUMMY2 are applied externally.
The liquid crystal panel DP includes a lower substrate DS1, an upper substrate DS2 opposite to the lower substrate DS1, and a liquid crystal layer (not illustrated) disposed between the lower and upper substrates DS1 and DS2.
A plurality of pixel areas are defined on the display area DA by a plurality of gate lines GL1 to GLm and a plurality of data lines DL1 to DLn insulated from and intersecting with the plurality of gate lines GL1 to GLm. A pixel PX11 is prepared in each pixel area. The gate driving circuit 500 is located on the outside in a first direction DR1. The gate driving circuit 500 sequentially applies a gate signal to the plurality of gate lines GL1 to GLm.
The gate driving circuit 500 may include the plurality of stages SRC1 to SRCm illustrated in
A plurality of flexible PCBs 600 are attached to the plurality of data lines DL1 to DLn. Each of the plurality of flexible PCBs 600 includes a base film 620 and an integrated circuit chip 610 mounted on the base film 620. The integrated circuit chip 610 is electrically connected to the plurality of data lines DL1 to DLn to output a data voltage. In addition, the plurality of integrated chips 610 may apply the dummy signals DUMMY1 and DUMMY 2 to the gate driving circuit 500.
The display device 2000 further includes a PCB 700 for controlling the gate driving circuit 500 and the plurality of integrated circuit chips 610. The PCB 700 outputs a data control signal for controlling to drive the plurality of integrated circuit chips 610 and image data, and outputs a gate control signal for controlling to drive the gate driving circuit 500.
According to a driving circuit and a display device including the same, a bezel width can be reduced in one direction.
Although certain exemplary embodiments and implementations have been described herein, other embodiments and modifications will be apparent from this description. Accordingly, the inventive concept is not limited to such embodiments, but rather to the broader scope of the presented claims and various obvious modifications and equivalent arrangements.
| Number | Date | Country | Kind |
|---|---|---|---|
| 10-2015-0010203 | Jan 2015 | KR | national |
| Number | Name | Date | Kind |
|---|---|---|---|
| 6496238 | Greene et al. | Dec 2002 | B1 |
| 6654449 | Greene et al. | Nov 2003 | B1 |
| 6667783 | Greene et al. | Dec 2003 | B2 |
| 8400390 | Lee et al. | Mar 2013 | B2 |
| 9024858 | Koo et al. | May 2015 | B2 |
| 20080074379 | Kim et al. | Mar 2008 | A1 |
| 20100156869 | Lee | Jun 2010 | A1 |
| 20110069044 | Lee | Mar 2011 | A1 |
| 20110157263 | Kim | Jun 2011 | A1 |
| 20130249872 | Kang | Sep 2013 | A1 |
| 20130335392 | Cho et al. | Dec 2013 | A1 |
| Number | Date | Country |
|---|---|---|
| 10-2010-0075019 | Jul 2010 | KR |
| 10-2013-0045570 | May 2013 | KR |
| 10-1298094 | Aug 2013 | KR |
| 10-2013-0142454 | Dec 2013 | KR |
| Number | Date | Country | |
|---|---|---|---|
| 20160210918 A1 | Jul 2016 | US |
