Arrangement of scan or data electrode driver circuits at the periphery of a panel not inherent to a split matrix structure