ZYCAD, Test Generation Solutions Using ATPG Software, Accelerators and Services, http://www.zycad.com/products/services/atpgserv.html, Nov. 23, 1998.* |
S. D. Collis, The requirements for a VHDL based custom IC, ASIC or FPGA, design process, IEE Colloquium on VHDL (Very High Speed Integrated Circuits Hardware Description Language)—Applications and CAE Advances, (Digest No. 1993/076), 1993, pp.: 1-7.* |
M. R. Patel, J. Fierro and S. Pico, I/sub DDQ/test methodology and tradeoffs for scan/non-scan designs, Proceedings. Seventh Asian Test Symposium, 1998, pp.: 138-143.* |
Silicon Arena User's Guide, http://www.udai.com/help/, Aug. 10, 1998.* |
Rapid Prototyping of Application-Specific Signal Processors (RASSP), CAD System Description, Lockheed Martin Advanced Technology Laboratories, Jun. 1998.* |
IEEE Std 1149.1 (JTAG) Testability Primer, Texas Instruments, 1996.* |
Test Generation Solutions Using ATPG Software, Accelerators and Services, Zycad Engineering Services, http://www.zycad.com/products/services/atpgserve.html, Nov. 23, 1998, 7 pages. |
Silicon Arena User's Guide—Table of Contents, ©1995-97 Unified Design automation, Inc., last modified Sep. 27, 1997, http://www.udai.com/help/, Aug. 10, 1998, 51 pages. |
Digital Systems Testing and Testable Design, Revised Printing, Miron Abramovici, Melvin A. Breur, Arthur D. Friedman, IEEE Press, ©1990 by AT&T, 2 cover pages, pp. 370 through 379. |
Screen Dump—Graphical User Interface, www.mentor.com, Wilsonville, Oregon, Nov. 5, 1999, 1 page. |