Voss, "Virtual Address Translation Speedup Circuitry", IBM Tech. Disc. Bulletin, vol. 24, No. 1B, Jun. 81. |
Ngai et al., "Two-Level DLAT Hierarchy", IBM Tech. Disc. Bulletin, vol. 24, No. 9, Feb. 82, pp. 4774-4775. |
Lee et al., "A Solution to Synonym Problem", IBM Tech. Disc. Bulletin, vol. 22, No. 8A, Jan 80, pp. 3331-3333. |
Drimak et al., "Directory Look-Aside Table Controls", IBM Tech. Disc. Bulletin, vol. 24, No. 2, Jul. 81, pp. 1266-1267. |
Schuenemann, "Fast Address Translation . . . and a Cache Memory", IBM Tech. Disc. Bulletin, vol. 21, No. 2, Jul. 78, pp. 663-664. |
Gannon et al., "DLAT Common Segment Multiple Compare Circuits", IBM Tech. DIsc. Bulletin, vol. 20, No. 5, Oct. 77, pp. 1857-1858. |
Wetzel, "Offset Register", IBM Tech. Disc. Bulletin, vol. 14, No. 7, Dec. 71, pp. 2067-2068. |