Patent Grant
11094842
The present invention relates to photovoltaic devices, and more particularly to heterojunction photovoltaic devices fabricated using a low temperature process.
Ge solar cells are used as the bottom cells in high-efficiency multi-junction solar cells. Since Ge is an expensive material, it is desired to fabricate solar cells on thin layers of Ge transferred from a boule or wafer, onto a handle substrate. The electrical junctions in conventional crystalline Ge solar cells are formed by high temperature processes such as diffusion, which are not compatible with typical low-cost handle substrates such as plastic. Therefore, low temperature processes are highly desired for post-processing of thin Ge wafers transferred onto low-cost handle substrates. In addition, lowering the process temperature may reduce the fabrication cost of the solar cell regardless of the usage of a handle substrate, as well as allowing the usage of low cost Ge wafers which may be degraded at high process temperatures.
Referring to
A photovoltaic device includes a doped germanium-containing substrate, an emitter contact coupled to the substrate on a first side and a back contact coupled to the substrate on a side opposite the first side. The emitter includes at least one doped layer of an opposite conductivity type as that of the substrate and the back contact includes at least one doped layer of the same conductivity type as that of the substrate. The at least one doped layer of the emitter contact or the at least one doped layer of the back contact is in direct contact with the substrate, and the at least one doped layer of the emitter contact or the back contact includes an n-type material having an electron affinity smaller than that of the substrate, or a p-type material having a hole affinity larger than that of the substrate.
A multi-junction photovoltaic device includes a top cell including a photovoltaic cell configured to initially receive light and a bottom cell. The bottom cell includes a germanium-containing substrate coupled to an emitter contact on a front side of the substrate and a back contact on a back side of the substrate. At least one doped layer in the emitter contact or the back contact comprised of an n-type material has an electron affinity smaller than that of the germanium-containing substrate, or a p-type material having a hole affinity larger than that of the germanium containing substrate. A passivation layer is in contact with the at least one doped layer and disposed between the substrate and the one of the emitter contact and the back contact.
A multi-junction photovoltaic device includes a top cell including a photovoltaic cell configured to initially receive light and a bottom cell. The bottom cell includes a doped germanium-containing substrate, an emitter contact coupled to the substrate on a first side and a back contact coupled to the substrate on a side opposite the first side. The emitter includes at least one doped layer of an opposite conductivity type as that of the substrate, and the back contact includes at least one doped layer of the same conductivity type as that of the substrate. The at least one doped layer of the emitter contact or the at least one doped layer of the back contact is in direct contact with the substrate, and the at least one doped layer of the emitter contact or the back contact includes an n-type material having an electron affinity smaller than that of the substrate, or a p-type material having a hole affinity larger than that of the substrate.
A method for fabricating a photovoltaic device includes forming an emitter contact on a front side of a germanium-containing substrate and a back contact on a back side of the germanium substrate wherein the step of forming includes: configuring at least one of the emitter contact and the back contact to include a doped layer in direct contact with the germanium-containing substrate, the doped layer including one of an n-type semiconductor material having an electron affinity smaller than that of the germanium-containing substrate, or a p-type semiconductor material having a hole affinity larger than that of the germanium containing substrate; and forming a passivation layer in contact with the doped layer.
These and other features and advantages will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
The disclosure will provide details in the following description of preferred embodiments with reference to the following figures wherein:
In accordance with the present principles, device structures and fabrication methods are provided for improving open circuit voltage of a photovoltaic cell by using wider-bandgap contacts with proper bandgap engineering to avoid compromising fill-factor of the cell. In addition, a fabrication method is provided to reduce process temperatures to as low as ˜200° C. The low process temperature (i) reduces the thermal budget and therefore potentially lowers process cost, (ii) preserves the bulk-lifetime of the absorption layer of the device, and (iii) is suitable for low-temperature low-cost flexible substrates (this is particularly useful if the substrate includes a thin layer of crystalline germanium (c-Ge) or other crystalline form transferred onto a handle substrate, such as plastic.
It is to be understood that the present invention will be described in terms of a given illustrative architecture having substrates and photovoltaic stacks; however, other architectures, structures, substrates, materials and process features and steps may be varied within the scope of the present invention.
It will also be understood that when an element such as a layer, region or substrate is referred to as being “on” or “over” another element, it can be directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being “directly on” or “directly over” another element, there are no intervening elements present. It will also be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present.
A design for a photovoltaic device may be created for integrated circuit integration or may be combined with components on a printed circuit board. The circuit/board may be embodied in a graphical computer programming language, and stored in a computer storage medium (such as a disk, tape, physical hard drive, or virtual hard drive such as in a storage access network). If the designer does not fabricate chips or the photolithographic masks used to fabricate chips or photovoltaic devices, the designer may transmit the resulting design by physical means (e.g., by providing a copy of the storage medium storing the design) or electronically (e.g., through the Internet) to such entities, directly or indirectly. The stored design is then converted into the appropriate format (e.g., GDSII) for the fabrication of photolithographic masks, which typically include multiple copies of the chip design in question that are to be formed on a wafer. The photolithographic masks are utilized to define areas of the wafer (and/or the layers thereon) to be etched or otherwise processed.
Methods as described herein may be used in the fabrication of photovoltaic devices and/or integrated circuit chips with photovoltaic devices. The resulting devices/chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged devices/chips), as a bare die, or in a packaged form. In the latter case the device/chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the devices/chips is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys, energy collectors, solar devices and other applications including computer products or devices having a display, a keyboard or other input device, and a central processor.
It should be noted that the drawings with include listings of compounds and forms or the compounds which are for illustrative purposes and ease of understanding and should not be construed as limiting. For example, a substrate may include the layer c-Ge; however, other forms of germanium (polycrystalline, nano/microcrystalline and single crystalline) may also be employed. Notations such as SiGe or SiC include any ratio of these compounds such as Si1-xGex or Si1-yCy. These compounds may take different forms as well, e.g., polycrystalline, nano/microcrystalline, single crystalline or even amorphous.
Referring now to the drawings in which like numerals represent the same or similar elements and initially to
An intrinsic layer 110 and an n+ layer 108 are preferably grown by PECVD or HWCVD from silane, hydrogen, methane and/or ethylene/acetylene (for y1, y2>0), and phosphorous (for the n+ layer 108) at ˜200° C. The n+ layer 108 may include amorphous hydrogenated silicon carbide (a-Si1-y1Cy1:H). Intrinsic layer 110 may include (a-Si1-y2Cy2:H). The SiGe layers 104 and 106 may include carbon amorphous hydrogenated silicon carbide (e.g., by flowing methane and/or ethylene/acetylene during formation) and the SiC layers 108 and 110 may include Ge (e.g., by flowing germane during formation). The SiGe and SiC layers 104, 106, 108 and 110 may include fluorine, nitrogen, oxygen and/or deuterium. The values of y1 and y2 may be constant or vary across the SiC layers 108, 110. There is no correlation between y1 and y2, or between x1/x2 and y1/y2.
A thickness for the intrinsic layers (i-layers) 106 and 110 may be approximately about 5 nm but thicknesses in the range of 0-25 nm are also contemplated. The thickness for the n+ layer 108 is in the range of 0-50 nm. The thickness also depends on the type of contact, e.g., a range for the emitter contact is preferably between about 3 nm to about 8 nm but the thickness for the back contact is preferably between 5 nm and 20 nm.
Doping of the p+ layer 104 may be about ˜1019 cm−3 with a thickness of about 10 nm. Doping in the range of 1018-1020 cm−3 and thicknesses in the range of 1 nm-150 nm are contemplated for layer 104. A thicker p+ layer 104 is needed for a lower doping concentration.
The structure of device 100 further includes electrodes 112. Electrodes 112 include a conductor which may be a transparent conductive material such as a transparent conductive oxide (TCO), such as, e.g., Al-doped zinc oxide, indium tin oxide, etc. or a metal (such as, e.g., tungsten, silver, aluminum, etc.). If layer 112 is composed of a transparent conductive material, metal fingers 114 are needed to allow for low electrical contact resistance, while if layer 112 is composed of a metal, the electrical conductivity of the contact is sufficient and the metal fingers 114 are not needed. At least one of the layers 112 is composed of a transparent conductive material to permit light to enter and be absorbed. If both layers 112 are composed of transparent conductive materials, the light can enter from both sides of the cell 100 (a bifacial cell).
In accordance with the present principles, the emitter contact 120 and/or the back contact 122 are configured to reduce the valence band offset described above by including a doped layer (e.g., 104, 108) having a composition of elements adjusted to provide a bandgap that improves open circuit voltage while at least maintaining fill factor (i.e. not restricting carrier flow, in particular holes). In a particularly useful embodiment, the doped layer may include SixGe1-x or SixC1-x. The value of x is adjusted during formation or after formation of the doped layer to adjust the band gap of the doped layers to enable a reduced band offset especially at the valence band. The value of x may be constant or vary across the SiGe layer.
The emitter contact 120 and/or the back contact 122 includes at least one doped layer comprised of an n-type material having an electron affinity smaller than that of the germanium-containing substrate 102, or a p-type material having a hole affinity larger than that of the germanium containing substrate 120. A passivation layer (106, 110) is formed in contact with the doped layer and is disposed between the substrate and the one of the emitter contact 120 and the back contact 122. The passivation layers 106 and 110 are intrinsic but may be intentionally or unintentionally doped. Intentional doping may be incorporated, for example, by flowing a dopant gas during deposition. Unintentional doping may be incorporated, for example, by the presence of the dopant atom residues in the deposition chamber (for example, if the same chamber is used for depositing both intrinsic and doped layers). The passivation layers 106 and 110 improve the solar cell efficiency by reducing the recombination of electron-hole pairs (at the top surface of layer 104 and bottom surface of substrate 102, respectively). However, the passivation layers are not fundamental to the device operation and may be omitted without losing the device functionality.
The structure improves the open circuit voltage of the cell 100 by using wider-bandgap contacts (e.g., layers 104/106 and/or layers 108/110) with proper bandgap engineering to avoid compromising the fill-factor of the cell. The bandgap of contact materials, i.e., layers 104/106 and 108/110 is in the range of 0.6 eV-4.0 eV, with the range of 0.7-1.8 eV being more preferred. The n-type contact material(s) (i.e., layers 108/110) is chosen to have a lower electron affinity than that of the germanium-containing substrate material 102. The difference between the electron affinities of two materials is referred to as the conduction band-offset between the two materials. Increasing the conduction band offset between layers 108/110 and the absorption layer 102 increases the open circuit voltage of the cell, but an excessively large conduction band offset reduces the fill-factor of the cell by blocking the electron flow. The conduction band-offset between layers 108/110 and the absorption layer 102 may be in the range of 0.0-1.0 eV, with the range of 0.05-0.5 eV being more typical. The sum of electron affinity (χe) and bandgap energy (Eg), i.e., χe+Eg of a material is referred to as the hole affinity (χh) of the material. The p-type contact material(s) (i.e., layers 104/106) is chosen to have a higher hole affinity than that of the germanium-containing substrate material 102. The difference between the hole affinities of two materials is referred to as the valence band-offset between the two materials. Increasing the valence band offset between layers 104/106 and the absorption layer 102 increases the open circuit voltage of the cell, but an excessively large valence band offset reduces the fill-factor of the cell by blocking the hole flow. The valence band-offset between layers 104/106 and the absorption layer 102 may be in the range of 0-1.0 eV, with the range of 0.05-0.5 eV being more typical.
Referring to
The intrinsic layer 110 and the n+ layer 108 are preferably grown by PECVD or HWCVD from silane, hydrogen, methane and/or ethylene/acetylene (for x1, x2>0), and phosphorous (for the n+ layer 108) at ˜200° C. The n+ layer 108 may include amorphous hydrogenated silicon carbide (a-Si1-y1Cy1:H). Intrinsic layer 110 may include (a-Si1-y2Cy2:H). The SiGe layers 104 and 106 may include carbon (e.g., by flowing methane and/or ethylene/acetylene during formation) and the SiC layers 108 and 110 may include Ge (e.g., by flowing germane during formation). The SiGe and SiC layers 104, 106, 108 and 110 main include fluorine, nitrogen, oxygen and/or deuterium. The values of y1 and y2 may be constant or vary across the SiC layers. There is no correlation between y1 and y2, or between x1/x2 and y1/y2.
As before, thickness for the intrinsic layers (i-layers) 106 and 110 may be approximately about 5 nm but thicknesses in the range of 0-25 nm are also contemplated. The thickness for the n+ layer 108 is in the range of 0-50 nm. The thickness also depends on the type of contact, e.g., a range for the emitter contact is preferably between about 3 nm to about 8 nm but the thickness for the back contact is preferably between 5 nm and 20 nm.
Doping of the p+ layer 104 may be about ˜1019 cm−3 with a thickness of about 10 nm. Doping in the range of 1018-1020 cm−3 and thicknesses in the range of 1 nm-150 nm are contemplated for layer 104. A thicker p+ layer 104 is needed for a lower doping concentration.
The cell 200 further includes electrodes 112. Electrodes 112 include a conductor which may be a transparent conductive material such as a transparent conductive oxide (TCO), such as, e.g., Al-doped zinc oxide, indium tin oxide, etc. or a metal (such as, e.g., tungsten, silver, aluminum, etc.). If layer 112 is composed of a transparent conductive material, metal fingers 114 are needed to allow for low electrical contact resistance, while if layer 112 is composed of a metal, the electrical conductivity of the contact is sufficient and the metal fingers 114 are not needed. At least one of the layers 112 is composed of a transparent conductive material to permit light to enter and be absorbed. If both layers 112 are composed of transparent conductive materials, the light can enter from both sides of the cell 200 (a bifacial cell).
The structure improves the open circuit voltage of the cell 200 by using wider-bandgap contacts (e.g., layers 104/106 and/or layers 108/110) with proper bandgap engineering to avoid compromising the fill-factor of the cell. The bandgap of contact materials, i.e. layers 104/106 and 108/110 is in the range of 0.6-4.0 eV, with the range of 0.7-1.8 eV being more preferably. The n-type contact material(s) (i.e., layers 108/110) is chosen to have a lower electron affinity than that of the germanium-containing substrate material 103. Increasing the conduction band offset between layers 108/110 and the absorption layer 103 increases the open circuit voltage of the cell, but an excessively large conduction band offset reduces the fill-factor of the cell by blocking the electron flow. The conduction band-offset between layers 108/110 and the absorption layer 103 may be in the range of 0.0-1.0 eV, with the range of 0.05-0.5 eV being more typical. The p-type contact material(s) (i.e. layers 104/106) is chosen to have a higher hole affinity than that of the germanium-containing substrate material 103. Increasing the valence band offset between layers 104/106 and the absorption layer 103 increases the open circuit voltage of the cell but an excessively large valence band offset reduces the fill-factor of the cell by blocking the hole flow. The valence band-offset between layers 104/106 and the absorption layer 103 may be in the range of 0.0-1.0 eV, with the range of 0.05-0.5 eV being more typical.
Referring to
In the example shown in
In the example shown in
Referring to
Referring to
Referring to
Referring to
Referring to
The device structures described in
Referring to
In block 1002, an emitter contact is formed on a front side of a germanium-containing substrate, and a back contact is formed on a back side of the germanium-containing substrate. One of the contacts may be formed on the substrate first and then the other contact is formed on the substrate. The formation of the contacts preferably includes low temperature processes. In block 1004, at least one of the emitter contact and the back contact are configured by including a composition of elements adjusted, as disclosed herein, to improve open circuit voltage of the solar cell while at least maintaining fill factor. The doped layer includes, e.g., one of Si1-yCy and Si1-xGex
In block 1006, a passivation layer may be formed in contact with the doped layer and disposed between the substrate and the one of the emitter contact and the back contact. The passivation layer may be formed by using plasma enhanced chemical vapor deposition (PECVD) or hot-wire chemical vapor deposition (HWCVD) at conditions leading to amorphous film growth at a temperature of less than about 200° C. to about 400° C., lower temperatures being preferred.
In block 1008, adjustments may be made to the doped layer during its formation or after its formation by changing the composition ratios (e.g., x or y values). The formation of the contacts (emitter or back) is preferably performed using low temperature deposition processes. An emitter contact includes at least one doped layer of the opposite conductivity type as that of the substrate on a front side of the substrate and a back contact includes an intrinsic and/or doped layer(s) of the same conductivity type as that of the substrate, and/or conductive layer(s) such as metal on a back side of the substrate. The at least one doped layer in the emitter contact or the back contact includes an n-type material having an electron affinity smaller than that of the germanium-containing substrate, and/or a p-type material having a hole affinity larger than that of the germanium containing substrate.
In block 1012, a plasma enhanced chemical vapor deposition (PECVD), or hot-wire chemical vapor deposition (HWCVD) may be employed at conditions leading to single-crystalline growth at deposition temperatures at about 200° C. (e.g., less than 200° C. to about 400° C.). In block 1014, a plasma enhanced chemical vapor deposition (PECVD), hot-wire chemical vapor deposition (HWCVD), sputtering, or thermal/e-beam evaporation, at conditions leading to amorphous film growth at a temperature of about 200° C. (e.g., less than 200° C. to about 400° C.) and a solid-phase crystallization of the doped layer employing annealing. The annealing may be performed at a high temperature (e.g., up to about 650° C.) or a longer term low-temperature anneal. In block 1016, forming the doped layer may include depositing the doped layer with chemical vapor deposition (CVD) or molecular beam epitaxy (MBE). Examples of CVD include but are not limited to rapid thermal CVD, low-pressure CVD and ultra-high-vacuum CVD.
In block 1020, at least one other photovoltaic device is formed to provide a multi-junction photovoltaic device. The at least one other photovoltaic device may include a cell having one or more of a III-V material cell, a p-i-n stack, multiple p-i-n stacks, a CdS/CdTe cell, CdS/CIGS (copper indium gallium selenide) cell, a CdS/CZTS (copper zinc tin sulfide) cell, and a CdS/CZTSe (copper zinc tin selenide) cell. In block 1022, processing continues to complete the device or devices.
Referring to
Having described preferred embodiments for heterojunction devices and methods for fabrication (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments disclosed which are within the scope of the invention as outlined by the appended claims. Having thus described aspects of the invention, with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.
This application is a Continuation application of co-pending U.S. patent application Ser. No. 13/194,301 filed on Jul. 29, 2011, incorporated herein by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4496788 | Hamakawa et al. | Jan 1985 | A |
| 4542256 | Wiedeman | Sep 1985 | A |
| 5180435 | Markunas et al. | Jan 1993 | A |
| 6080998 | Shima | Jun 2000 | A |
| 9099596 | Bedell | Aug 2015 | B2 |
| 10304985 | Bedell | May 2019 | B2 |
| 20010037824 | Sano | Nov 2001 | A1 |
| 20050000566 | Posthuma et al. | Jan 2005 | A1 |
| 20050087225 | Morooka | Apr 2005 | A1 |
| 20050205960 | Nagashima et al. | Sep 2005 | A1 |
| 20060065297 | Terakawa | Mar 2006 | A1 |
| 20070235074 | Henley et al. | Oct 2007 | A1 |
| 20080000524 | Deng | Jan 2008 | A1 |
| 20080230116 | Kannou et al. | Sep 2008 | A1 |
| 20090215219 | Ajiki et al. | Aug 2009 | A1 |
| 20090250108 | Zhou et al. | Oct 2009 | A1 |
| 20100059119 | Yun et al. | Mar 2010 | A1 |
| 20100186802 | Borden | Jul 2010 | A1 |
| 20110062416 | Wang | Mar 2011 | A1 |
| Number | Date | Country |
|---|---|---|
| 1475844 | Nov 2004 | EP |
| WO2009094578 | Jul 2009 | WO |
| Entry |
|---|
| Burrows et al, Evaluation of HF treated amorphous silicon for photoemission determined electronic levels. Proceedings of the 22nd European Photovoltaic Solar Energy Conference, 2007, 1726-1729. (Year: 2007). |
| “The General Properties of Si, Ge, SiGe, SiO2, and Si3N4” Virginia Semiconductor materials data sheet, Jun. 2002. (Year: 2002). |
| Jeon et al, Hydrogenated amorphous silicon film as intrinsic passivation layer deposited at various temperatures using RF remote-PECVD technique, 2010, Current Applied Physics 10, S237-S240. (Year: 2010). |
| List of IBM Patents or Patent Applications Treated as Related dated Feb. 26, 2019, 2 pages. |
| Office Action dated Dec. 20, 2016 in counterpart U.S. Appl. No. 14/717,284, filed May 20, 2015 (pp. 1-26). |
| Das, U., et al. “Surface Passivation and Heterojunction Cells on Si (100) and (111) Wafers Using DC and RF Plasma Deposited Si:H Thin Films” Applied Physics Letters, vol. 92. Nov. 2007. pp. 1-3. |
| Heide, J., et al. “Development of Low-Cost Thermophotovoltaic Cells Using Germanium Substrates” Seventh World Conference on Thermophotovoltaic Generation of Electricity. AIP Conference Proceedings, vol. 890. 2007. pp. 129-138. |
| Kanevce, A., et al. “The Role of Amorphous Silicon and Tunneling in Heterojunction With Intrinsic Thin Layer (HIT) Solar Cells” Journal of Applied Physics, 105. Dec. 2008. pp. 1-7. |
| Karam, N., et al. “Recent Developments in High-Efficiency Ga0.5In0.5P/GaAs/Ge Dual- and Triple-Junction Solar Cells: Steps to Next-Generation PV Cells” Solar energy Materials & Solar Cells, 66. 2001. pp. 453-466. |
| Kinoshita, T., et al. “High-Efficiency Hit Solar Cells for Excellent Power Generating Properties” Materials Research Society Symposium Proceedings, vol. 1123. 2009. (8 Pages). |
| Krut, D., et al. “The Development of Ge Bottom Cell for Monolithic and Stacked Multi-Junction Applications” Conference Record of the Twenty Second IEEE Photovoltaic Specialists Conference, vol. 1. Oct. 1991. pp. 90-92. |
| Posthuma, N., et al. “Development of Stand-Alone Germanium Solar Cells for Application in Space Using Spin-On Diffusants” 3rd World Conference on Photovoltaic Energy Conversion. May 2003. pp. 777-780. |
| Schmidt, M., et al. “Physical Aspects of a-Si:H/c-Si Hetero-Junction Solar Cells” Thin Solid Films, 515. Jan. 2007. pp. 7475-7480. |
| Timo, G., et al. “Bottom Cell Growth Aspects for Triple Junction InGaP/(In)GaAs/Ge Solar Cells” Cryst. Res. Technol. 40, No. 10-11. Dec. 2004. pp. 1043-1047. |
| Wang, Q., et al. “Efficient Heterojunction Solar Cells on P-Type Crystal Silicon Wafers” Applied Physics Letters, 96. Oct. 2009. pp. 1-3. |
| Bedell, S., et al. “Heterojunction Photovoltaic Device and Fabrication Method” Non Final Office Action for U.S. Appl. No. 13/194,301 dated Aug. 14, 2013. (18 Pages). |
| U.S. Office Action issued in U.S. Appl. No. 15/334,807, dated Oct. 21, 2019, pp. 1-18. |
| Das, U etal, “Surface Passivation and Heierojunction Cells On Si (100) AND (111) Wafers Using DC and RF Plasma Deposited Si:H Thin Films” Applied Physics Letters, vol. 92. Nov. 2007. pp. 1-3. |
| Flamand, G et al. “Towards Highly Efficient 4-Terminal Mechanical Photovoltaic Stacks” The Advanced Semiconductor Magazine, vol. 19, No. 7. Sep. 2006. pp. 24-27. |
| Heide, J., et al. “Development of Low-Cost Thermophotovoltaic Cells Using Germanium Substrates” Seventh World Conference on Thermophotovoltaic Generation of Electricity. AIP Conference Proceedings, vol. 890. 2007. pp. 129-133. |
| Jensen, N et al. “Optimization and Characterization of Amorphous/Crystalline Silicon Heterojunction Solar Cells” Progress in Photovoltaics: Research and Applications, vol. 10. Nov. 2001. pp. 1-13. |
| Kanevce, A.t et al. “The Role of Amorphous Silicon and Tunneling in Heterojunction With Intrinsic Thin Layer (HIT) Solar Cells” Journal of Applied Physics, 105. Dec. 2008. pp. 1-7. |
| Karam, N. et al. “Recent Developments in High-Efficiency Ga0.5ln0.5P/GaAs/Ge Dual- and Triple-Junction Solar Cells: Steps To Next-Generation PV Cells” Solar energy Materials & Solar Cells, 66. 2001. pp. 453-466. |
| Kinoshita, T et al.- “High-Efficiency Hit Solar Cells for Excellent Power Generating Properties” Materials Research Society Symposium Proceedings, vol. 1123. 2003. (8 Pages). |
| Krut, D., et al. “The Development Of Ge Bottom Cell for Monolithic and Stacked Multifunction Applications” Conference Record of the Twenty Second IEEE Photovoltaic Specialists Conference, vol. 1. Oct. 1991. pp. 90-92. |
| Posthuma, N., et al. “Development of Stand-Alone Germanium Solar Cells for Application in Space Using Spin-On Diffusants” 3rd World Conference on Photovoltaic Energy Conversion. May 2003. pp. 777-790. |
| Posthuma, N., et al. “Emitter Formation And Contact Realization By Diffusion for Germanium Photovoltaic Devices” IEEE Transactions on Electron Devices, vol. 54, No. 5. May 2007, pp. 1210-1215. |
| Schmidt, M., et al. “Physical Aspects Of a-SiH/o-Si Hetero-Junction Solar Cells” Thin Solid Films. 515. Jan. 2007. pp. 7475-7480. |
| Timo, G., et al., “Bottom Cell Growth Aspects for Triple Junction InGaP/(In)GaAs/Ge Solar Cells” Cryst. Res. Tedinol. 40, No. 10-11. Dec. 2004. pp. 1043-1047. |
| Wang, Q. et al. “Efficient Heterojunotion Solar Cells On P-Type Crystal Silicon Wafers” Applied Physios Letters, 96. Oct. 2009, pp. 1-3. |
| Number | Date | Country | |
|---|---|---|---|
| 20190198696 A1 | Jun 2019 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 13607004 | Sep 2012 | US |
| Child | 16285688 | US |
| Number | Date | Country | |
|---|---|---|---|
| Parent | 13194301 | Jul 2011 | US |
| Child | 13607004 | US |
