Wolf, S.; Silicon Processing for the VLSI Era vol. 2: Process Integration, Sunset Beach, CA, 1990, pp. 492-493.* |
Okumura, Y., et al: “A Novel Source-to-Drain Nonuniformly Doped Channel (NUDC) MOSFET for High Current Drivability and Threshold Voltage Controllability,” IEEE, 1990, pp. 391-394. |
Okumura, Y., et al: “Source-to-Drain Nonuniformly Doped Channel (NUDC) MOSFET Structures for High Current Drivability and Threshold Voltage Controllability,” IEEE Transactions on Electron Devices, vol. 39, No. 11, Nov. 1992, pp. 2541-2552. |
Takashi, H.: “A 0.1-um CMOS Technology with Tilt-Implanted Punchthrough Stopper (TIPS),” IEEE, 1994, pp. 75-78. |
Wang, C. H.: “Effect of Narrow-Emitter on Impurity Distribution in Polysilicon Bipolar Transistors,” VLSITSA, 1993, pp. 310-314. |
Wijnen, P.J., et al: “A Localized Collector Implant to Improve Uniformity of Polysilicon Bilpolar Transistors,” IEEE, 1989, pp. 160-163. |