| Gupta et al., “Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes,” XP-002086278, International Conference on Parallel Processing, 1990, pp. 1-312-1-321. |
| Mixrahi et al., “Introducing Memory into the Switch Elements of Multiprocessor Interconnection Networks,” XP-000035300, Computer Architecture Conference Proceedings, vol. 17, No. 3, Washington, US, Jun. 1989, pp. 158-166. |
| Scott et al, “Performance of Pruning-Cache Directories for Large-Scale Multiprocessors,” XP-000383010, IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 5, New York, US, May 1993, pp. 520-534. |
| “Associative Scheme for Cache Coherence in Multi-Processors,” XP-000584090, IBM Technical Disclosure Bulletin, vol. 39, No. 05, May 1996, pp 153-156. |
| Lenoski et al., “The Stanford Dash Multiprocessor,” XP-000288291, IEEE, No. 3, Los Alamitos, CA, US, Mar. 25, 1992, pp. 63-79. |
| Li et al., “Memory Coherence in Shared Virtual Memory Systems,” XP-000087489, ACM Transactions on Computer Systems, vol. 7, No. 4, Nov. 1989, pp. 321-359. |
| International Search Report for EP 97 30 4524 mailed Jan. 26, 1999. |