1. Field of the Invention
2. Description of the Related Art
Referring to
The substrate 10 has an first surface 12 on which plurality of first electrodes 15 are formed, and a second surface 14 on which plurality of second electrodes 16 are formed, the first electrodes 15 are corresponding to electrically connect to the second electrodes 16.
The frame layer 18 has a upper surface 20 and a lower surface 22, the lower surface 22 of the frame layer 18 is adhered on the first surface 22 of the substrate 10 to form a cavity 24.
The chip 26 is arranged on the first surface 12 of the substrate 10, and is located within the cavity 24, and is formed with bonding pads 27.
The wire 28 has a first end 30 and a second end 32, the first end 30 is electrically connected the bonding pad 27 of the chip 26, the second end 30 is electrically connected the first electrodes 15 of the substrate 10.
The transparent layer 34 is adhered on the upper surface 20 of the frame layer 18.
An objective of the invention is to provide an image sensor package, and capable of decreasing the size of the module.
To achieve the above-mentioned object, the invention includes a substrate having an upper surface, which is formed with a chip region and first electrodes located on the periphery of the chip region, and a lower surface. A chip is mounted on the chip region of the upper surface of the substrate. A frame layer is arranged on the upper surface of the substrate to surround the chip. Four posts are arranged on the upper surface of the substrate and are located on the angle the frame layer. A plurality of wires are electrically connected the bonding pads of the chip to the first electrodes of the substrate. And a transparent layer is mounted on the four posts to cover the chip.
Please refer to
The substrate 50 has an upper surface 66, which is formed with a chip region 70 and first electrodes 72 are located on the periphery of the chip region 70, and a lower surface 68, which is formed with second electrodes 74 corresponding to electrically connect to the first electrodes 72.
The chip 52 is mounted on the chip region 70 of the upper surface 66 of the substrate 50, the chip has a sensor region 76 and a plurality of bonding pads 78 located at the side of the sensor region 70 of the chip 52.
The frame layer 54 is arranged on the upper surface 66 of the substrate 50 to surround the chip region 70 and the first electrodes 72.
Please refer to
The plurality of wires 58 are electrically connected the bonding pads 78 of the chip 52 to the first electrodes 72 of the substrate 50. And
The transparent layer 60 is mounted on the four posts 56 to cover the chip 52.
While the invention has been described by the way of an example and in terms of a preferred embodiment, it is to be understood that the invention is not limited to the disclosed embodiment. On the contrary, it is intended to cover various modifications. Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications.
The is a continuation-in-part application of applicant's U.S. patent application Ser. No. 11,305,654, filed on Dec. 16, 2005.
Number | Date | Country | |
---|---|---|---|
Parent | 11305654 | Dec 2005 | US |
Child | 11888552 | Jul 2007 | US |