The present invention generally relates to a printhead for ink-jet printers, and, more particularly, to a printhead having improved adhesion between substrate and barrier layer.
The art of ink-jet printing is relatively well developed. Commercial products such as computer printers, graphics plotters, and facsimile machines have been implemented with ink-jet technology for producing printed media. The contributions of Hewlett-Packard Company to ink-jet technology are described, for example, in various articles in the Hewlett-Packard Journal, Vol. 36, No. 5 (May 1985); Vol. 39, No. 5 (October 1988); Vol. 43, No. 4 (August 1992); Vol. 43, No. 6 (December 1992); and Vol. 45, No. 1 (February 1994); all incorporated herein by reference.
Generally an ink-jet image is formed when a precise pattern of dots is ejected from a drop-generating device known as a “printhead” onto a printing medium. Typically, an ink-jet printhead is supported on a movable carriage that traverses over the surface of the print medium and is controlled to eject drops of ink at appropriate times pursuant to command of a microcomputer or other controller, wherein the timing of the application of the ink drops is intended to correspond to a pattern of pixels of the image being printed.
A typical Hewlett-Packard ink-jet printhead includes an array of precisely formed nozzles in an orifice plate that is attached to a thin film substrate that implements ink firing heater resistors and apparatus for enabling the resistors. The ink barrier layer defines ink channels including ink chambers disposed over associated ink firing resistors, and the nozzles in the orifice plate are aligned with associated ink chambers. Ink drop generator regions are formed by the ink chambers and portions of the thin film substrate the orifice plate that are adjacent the ink chambers.
The thin film substrate is typically comprised of a substrate such as silicon on which are formed various thin film layers that form thin film ink firing resistors, apparatus for enabling the resistors, and also interconnections to bonding pads that are provided for external electrical connections to the printhead. The thin film substrate more particularly includes a top thin film layer of tantalum disposed over the resistors as a thermomechanical passivation layer.
The ink barrier layer is typically a polymer material that is laminated as a dry film to the thin film substrate, and is designed to be photo-definable and both UV and thermally curable.
An example of the physical arrangement of the orifice plate, ink barrier layer, and thin film substrate is illustrated at page 44 of the Hewlett-Packard Journal of February 1994, cited above. Further examples of ink-jet printheads are set forth in commonly assigned U.S. Pat. No. 4,719,477 and U.S. Pat. No. 5,317,346, both of which are incorporated herein by reference.
Considerations with the foregoing ink-jet printhead architecture include delamination of the orifice plate from the ink barrier layer, and delamination of the ink barrier layer from the thin film substrate. Delamination principally occurs from environmental moisture and the ink itself which is in continual contact with the edges of the thin film substrate/barrier interface and the barrier/orifice plate interface in the drop generator regions.
While the barrier adhesion to tantalum (the adhesion occurring between the barrier layer and the native oxide layer which forms on the tantalum layer) has proven to be sufficient for printheads that are incorporated into disposable ink-jet cartridges, barrier adhesion to tantalum is not sufficiently robust for semi-permanent ink-jet printheads which are not replaced as frequently. Moreover, new developments in ink chemistry have resulted in formulations that more aggressively debond the interface between the thin film substrate and the barrier layer, as well as the interface between the barrier layer and the orifice plate.
In particular, a solvent, such as water, from the ink enters the thin film substrate/barrier interface and the barrier/orifice plate by penetration through the bulk of the barrier, penetration along the barrier, and in the case of a polymeric orifice plate by penetration through the bulk of the polymeric orifice plate, causing debonding of the interfaces through a chemical mechanism such as hydrolysis.
The problem with tantalum as a bonding surface is due to the fact that while the tantalum layer is pure tantalum when it is first formed in a sputtering apparatus, a tantalum oxide layer forms as soon as the tantalum layer is exposed to an oxygen containing atmosphere. The chemical bond between an oxide and a polymer film tends to be easily degraded by water, since the water forms a hydrogen bond with the oxide that competes with and replaces the original polymer to oxide bond, and thus ink formulations, particularly the more aggressive ones, debond an interface between a metal oxide and a polymer barrier.
Thus, it would be advantageous to provide an improved ink-jet printhead that with improved adhesion between the thin film substrate and the ink barrier layer.
In accordance with the present invention an ink-jet printhead is provided having a thin film substrate comprising a plurality of thin film layers; a plurality of ink firing heater resistors defined in said plurality of thin film layers; a polymer fluid barrier layer; and a carbon rich layer disposed on said plurality of thin film layers, for bonding said polymer fluid barrier layer to said thin film substrate.
Referring now to
The thin film substrate 11 is formed pursuant to integrated circuit fabrication techniques, and includes thin film heater resistors 56 formed therein. By way of illustrative example, the thin film heater resistors 56 are located in rows along longitudinal edges of the thin film substrate.
The ink barrier layer 12 is formed of a dry film that is heat and pressure laminated to the thin film substrate 11 or a wet dispensed liquid cast film that is subsequently spun to uniform thickness and dried by driving off excess solvent. The barrier layer 12 is photo defined to form therein ink chambers 19 and ink channels 29 which are disposed over resistor regions which are on either side of a generally centrally located gold layer 62 (
The ink chambers 19 in the ink barrier layer 12 are more particularly disposed over respective ink firing resistors 56, and each ink chamber 19 is defined by the edge or wall of a chamber opening formed in the barrier layer 12. The ink channels 29 are defined by further openings formed in the barrier layer 12, and are integrally joined to respective ink firing chambers 19. By way of illustrative example,
The orifice plate 13 includes orifices 21 disposed over respective ink chambers 19, such that an ink firing resistor 56, an associated ink chamber 19, and an associated orifice 21 are aligned. An ink drop generator region is formed by each ink chamber 19 and portions of the thin film substrate 11 and the orifice plate 13 that are adjacent the ink chamber 19.
Referring now to
Referring now to
In accordance with the invention, the thin film substrate 11 includes a carbon rich layer 63, more specifically a diamond like carbon (DLC) layer, (
Referring now to
The metallization layer 57 comprises metallization traces defined by appropriate masking and etching. The masking and etch of the metallization layer 57 also defines the resistor areas. In particular, the resistive layer 55 and the metallization layer 57 are generally in registration with each other, except that portions of traces of the metallization layer 57 are removed in those areas where resistors are formed. A resistor area is defined by providing first and second metallic traces that terminate at different locations on the perimeter of the resistor area. The first and second traces comprise the terminal or leads of the resistor which effectively include a portion of the resistive layer that is between the terminations of the first and second traces. Pursuant to this technique of forming resistors, the resistive layer 55 and the metallization layer can be simultaneously etched to form patterned layers in registration with each other. Then, openings are etched in the metallization layer 57 to define resistors. The ink firing resistors 56 are thus particularly formed in the resistive layer 55 pursuant to gaps in traces in the metallization layer 57.
A composite passivation layer comprising a layer 59 of silicon nitride (Si3N4) and a layer 60 of silicon carbide (SiC) is deposited over the metallization layer 57, the exposed portions of the resistive layer 55, and exposed portions of the oxide layer 53. A tantalum passivation layer 61 is deposited on the composite passivation layer 59, 60 over the ink firing resistors 56. The tantalum passivation layer 61 can also extend to areas over which the patterned gold layer 62 is formed for external electrical connections to the metallization layer 57 by conductive vias 58 formed in the composite passivation layer 59, 60. A diamond like carbon (DLC) layer 63 is deposited on the patterned gold layer 62, the tantalum layer 61 and over the exposed portions of the composite passivation layers 59 and 60 except that portions of the DLC layer 63 are removed in those areas where resistors 56 and the gold contact pads 71 are formed, and functions as an adhesion layer in areas where it is in contact with the barrier layer 12. Thus, to the extent that DLC to barrier adhesion is desired in the vicinity of the ink chambers and ink channels, the interface between the diamond like carbon layer 63 and the barrier 12 can extend for example from at least the region between the resistors 56 to the ends of the barrier tips 12a. To the extent that the increased resistivity of DLC in the gold bond pads 71 (
Referring now to
Referring now to
Referring now to
The foregoing printhead is readily produced pursuant to standard thin film integrated circuit processing including chemical vapor deposition, photoresist deposition, masking, developing, and etching, for example as disclosed in commonly assigned U.S. Pat. No. 4,719,477 and U.S. Pat. No. 5,317,346, both previously incorporated herein by reference.
By way of illustrative example, the foregoing structures can be made as follows. Starting with the silicon substrate 51, any active regions where transistors are to be formed are protected by patterned oxide and nitride layers. Field oxide 53 is grown in the unprotected areas, and the oxide and nitride layers are removed. Next, gate oxide is grown in the active regions, and a polysilicon layer is deposited over the entire substrate. The gate oxide and the polysilicon are etched to form polysilicon gates over the active areas. The resulting thin film structure is subjected to phosphorous predeposition by which phosphorous is introduced into the unprotected areas of the silicon substrate. A layer of phosphorous doped oxide 54 is then deposited over the previously entire in-process thin film structure, and the phosphorous doped oxide coated structure is subjected to a diffusion drive-in step to achieve the desired depth of diffusion in the active areas. The phosphorous doped oxide layer is then masked and etched to open contacts to the active devices.
The tantalum aluminum resistive layer 55 is then deposited, and the aluminum metallization layer 57 is subsequently deposited on the tantalum aluminum layer 55. The aluminum layer 57 and the tantalum aluminum layer 55 are etched together to form the desired conductive pattern. The resulting patterned aluminum layer is then etched to open the resistor areas.
The silicon nitride passivation layer 59 and the SiC passivation layer 60 are respectively deposited. A photoresist pattern which defines vias to be formed in the silicon nitride and silicon carbide layers 59, 60 is disposed on the silicon carbide layer 60, and the thin film structure is subjected to overetching, which opens vias through the composite passivation layer comprised of silicon nitride and silicon carbide to the aluminum metallization layer.
As to the implementation of
Terms such as DLC, diamond-like carbon, amorphous carbon, a-C, a-C:H, are used to designate a class of films which primarily consist of carbon and hydrogen. The structure of these films is considered amorphous; that is, the films exhibit no long-range atomic order, or equivalently, no structural correlation beyond 2–3 nanometers. The carbon bonding in these films is a mixture of sp2 and sp3, with usually a predominance of sp3 bonds.
The carbon rich layer of the present invention comprises at least 25% elemental carbon, more preferably, from about 35% to about 100% elemental carbon, and most preferably, from about 75% to about 100% elemental carbon. The DLC layer of the present invention typically has an sp2 to sp3 ratio in the range from about 1:1.5 to about 1:9, more preferably, from about 1:2.0 to about 1:2.4, and most preferably, from about 1:2.2 to about 1:2.3.
The DLC layer 63 is formed by way of one of several common techniques described extensively in literature references such as J. Robertson, “Surface and Coatings Tech., Vol. 50 (1992), page 185; M. Weiler et al, Physical Review B Vol. 53, Number 3, page 1594; Tamor et al, Applied Physics Letters, Vol. 58, no. 6 page 592; and Shroder et al, Physical Review B, Vol. 41, number 6, page 3738 (1990); all incorporated herein by reference. These techniques include microwave plasma, radio-frequency (r.f.) and glow discharge, hot filament, ion sputtering, ion beam deposition and laser ablation, using hydrocarbon gases or carbon as starting materials. DLC films can also be deposited by plasma enhanced chemical vapor deposition (PECVD) techniques. The PECVD method usually does not employ a solid form of carbon as the source material but rather carbon containing gases or vapors (such as methane and acetylene) which are decomposed in a glow discharge (“plasma”).
By way of illustrative example, the foregoing DLC layer 63 can be made as follows. The substrate 11 is inserted into a PECVD chamber. The chamber is then evacuated and a gas, such as argon, and a carbon containing gas, such as methane, is introduced into the chamber in such amounts to achieve the desired flow rate and partial pressures. Power is delivered to the power electrode. The power is maintained for a certain length of time to allow for deposition of the DLC on the substrate 11. After completion of the deposition, the power is turned off and the chamber is evacuated of the gases. The chamber is then vented with a gas such as argon or nitrogen and the substrate with the deposited DLC layer is removed from the chamber. In one specific embodiment of the process employed for the deposition of the DLC layer 63, a PECVD parallel-plate reactor (available from Surface Technology Systems, Newport, Gwent, Wales, United Kingdom) was employed. The system consisted of a grounded electrode, to which the silicon wafer was attached, separated by 50 mm from a second, powered electrode (300 mm diameter). The RF power, deposition times, and the partial pressures of the methane and argon gases were varied to obtain DLC films with various physical properties in order to effectuate desirable adhesion properties between the substrate 11 and the subsequently deposited barrier layer 12. Desirable properties can be measured by way of placing completed pens into an elevated temperature environment and observing adhesion of the barrier to the DLC —or—by taking coupons with the DLC and barrier film and placing them in an ink solution at elevated temperature and humidity and observing the adhesion strength of the interfacial bond. It should be noted that any of the aforementioned deposition techniques are suitable for obtaining DLC films and, in principle, can be utilized. In addition, the PECVD process outlined here is not limited to methane and argon gas mixtures or parallel-plate reactors. Any carbon-containing gas mixture in any PECVD reactor such as asymmetric plates, and ECR chamber (Electron Cyclotrone Resonance) that is capable of forming DLC can be used.
After forming the DLC layer 63, the barrier layer 12 is added using standard electronics manufacturing techniques, for example as disclosed in commonly assigned U.S. Pat. No. 4,719,477 and U.S. Pat. No. 5,317,346, both previously incorporated herein by reference. Optionally, oxygen-plasma etching may be utilized, using the barrier layer 12 as a mask to remove the DLC layer 63 from areas not protected by the barrier layer 12. Alternatively, after the deposition of the DLC layer 63, the DLC layer 63 is masked using standard photoresist processes. Thereafter, the undesired areas of the layer are etched, followed by the stripping of the photoresist and finally the addition of the barrier layer 12.
As to the implementation of the adhesion promoter layer 68 in
The adequacy of the adhesion between the barrier layer 12 and the substrate 1 comprising the DLC layer 63 was tested by exposing the printhead 100 to accelerated operating conditions, such as exposure to ink, and thereafter measuring the adhesion between the barrier layer 12 and the substrate 11, using standard analytical techniques. It was found that printheads having the DLC layer 63 demonstrated enhanced adhesion as compared to those without the DLC layer 63.
Determination of the presence of a DLC layer can be accomplished using one or both of the following techniques:
Wafers were prepared using the above described techniques, in which on the underlying thin film surface, either a DLC layer was present or not. The adhesion strength of the interfacial bond between the thin film substrate and the ink barrier layer of the wafers was tested by immersing parts having uniform surface composition (e.g., blanket-coated) in ink and placing them in an autoclave at 117° C., 1.2 atmosphere, and thereafter, measuring adhesion on a semi-quantitative scale by attempting to scrape and peel the barrier layer from the substrate. The data in Table 1 illustrates typical results for adhesion over time using this test method:
As can be noted from the results in Table 1, thin films comprising a DLC layer, demonstrated superior adhesion strength between the barrier and the thin film substrate to those not having the DLC layer.
It should be appreciated that although specific embodiments of the invention have been described and illustrated, the invention is not to be limited to the specific forms or arrangement of parts so described and illustrated. The invention is limited only by the claims.
This application is a divisional of U.S. application Ser. No. 08/938,346, filed on Sep. 26, 1997, now U.S. Pat. No. 6,659,596, which is a continuation in part of U.S. application Ser. No. 08/922,272, filed on Aug. 28, 1997, now U.S. Pat. No., 6,062,679.
Number | Name | Date | Kind |
---|---|---|---|
4990939 | Sekiya et al. | Feb 1991 | A |
5187500 | Bohorquez et al. | Feb 1993 | A |
5317346 | Garcia | May 1994 | A |
5464667 | Kohler et al. | Nov 1995 | A |
5474808 | Aslam | Dec 1995 | A |
5485185 | Sueoka et al. | Jan 1996 | A |
5804083 | Ishii et al. | Sep 1998 | A |
5812158 | Murthy et al. | Sep 1998 | A |
6126276 | Davis et al. | Oct 2000 | A |
6561632 | Feinn et al. | May 2003 | B1 |
Number | Date | Country |
---|---|---|
WO 9520253 | Jul 1995 | WO |
Number | Date | Country | |
---|---|---|---|
20030210302 A1 | Nov 2003 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 08938346 | Sep 1997 | US |
Child | 10459864 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 08922272 | Aug 1997 | US |
Child | 08938346 | US |