The present invention relates to electrical measurements and, in particular, to test equipment with many test probes.
In the testing of semiconductor devices and electronic products, it is common to use test heads having many test probes. Such test heads may have ten or more probes, for example, 56 may be used. To use the probes, measurement instruments need be connected to the probes.
The use of such numbers of probes complicates the connection, configuration and operation of the test instruments in combination with the probes.
A test head for testing a DUT includes a probe card having a plurality of DUT probes, the probes being in contact with the DUT during the testing; an instrument carrier, the instrument carrier being located above the DUT during the testing; and a SMU mounted on the carrier for each of the probes, each SMU being operably connectable to a respective probe, wherein the carrier is movable with respect to the probe card to permit replacement of the probe card.
Referring to
In operation, the probes 18, 20 are moved into contact with a device under test (DUT) 22. This may be accomplished, for example, by moving the test head 10 toward the DUT 22 or vice versa with another unshown motorized manipulator. Under computerized control, the desired SMUs 14 can be instructed to perform desired tests on the DUT 22 through electrical connections between the SMUs 14 and respective probes.
Referring to
The test heads 10, 10′ will typically have at least 10 SMUs 14 and 56 of the SMUs 14 may, for example, be desirable. With such densities, it may be desirable to mount the SMUs 14 (and ICMs 24) radially about a central point on the instrument carrier 12 corresponding to the location of the probe card 16. This can minimize connection lengths between the SMUs 14 and DUT 22.
The SMUs 14 can also be used for digital pattern testing of the DUT 22. For example, eight of the SMUs 14 can be used to apply an 8-bit pattern to the DUT 22 or to read an 8-bit pattern from the DUT22. Sixteen of the SMUs 14 can apply an 8-bit pattern and read a resulting 8-bit pattern, and so on up to the total number of SMUs 14.
It should be evident that this disclosure is by way of example and that various changes may be made by adding, modifying or eliminating details without departing from the fair scope of the teaching contained in this disclosure. The invention is therefore not limited to particular details of this disclosure except to the extent that the following claims are necessarily so limited.
Number | Name | Date | Kind |
---|---|---|---|
6791344 | Cook et al. | Sep 2004 | B2 |
6838892 | Suzuki | Jan 2005 | B2 |
6873167 | Goto et al. | Mar 2005 | B2 |
7262626 | Iwasaki | Aug 2007 | B2 |
20070103176 | Mostarshed et al. | May 2007 | A1 |
20080315862 | Daniel | Dec 2008 | A1 |