C.H. Stapper, F.M. Armstrong, and K. Saji, “Integrated Circuit Yield Statistics,” Proc. IEEE 71(4), Apr. 1983. |
W. Maly, A.J. Strojwas and S.W. Director, “VLSI Yield Prediction and Estimation: a Unified Framework,” IEEE Trans. CAD, CAD-5 (1), pp. 114-130 (1986). |
C. Mack, “Yield Modeling for Photolithography,” Proc. Of the Interface '94 Conf., pp. 171-182, (1994). |
R.C. Pack, “Optimization of the Photolithographic Process through Coupled Process and Device Simulation and Design Centering,” KTI Microlithography Symposium 1990. |
F.M. Schellenberg, V. Boksha, N. Cobb, J.C. Lai, C.H. Chen, C. Mack, Impact of Mask Errors on Full Chip Error Budgets, SPIE Microlithography, Mar. 1999. |