Lifetime uniformity parameter extraction methods

Abstract
A system and method for deriving a sequence of OLED non-uniformity test patterns. A pattern generator generates a full sequence of display patterns according to a transform function, such as a discrete cosine transformation or wavelet transformation. A driver drives a display with each of the sequence of patterns. A sensor senses a property of the display, such as a total current for the display, for each of the sequence of patterns. An extraction unit derives a pixel non-uniformity model using the sensed properties and an inverse of the transform function. Patterns that contribute less than a threshold amount to the non-uniformity model can be identified and deleted to derive a sparse sequence of patterns, which can be stored in a memory. The sparse sequence of patterns can be used to test the display and extract a set of pixel non-uniformity values. The pixel non-uniformity values can be used to generate a correction signal for the display.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to Canadian Application No. 2,696,778, which was filed Mar. 17, 2010.


COPYRIGHT

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.


FIELD OF THE PRESENT DISCLOSURE

The present invention generally relates to active matrix organic light emitting device (AMOLED) displays, and particularly to improving the spatial and/or temporal uniformity of a display.


BACKGROUND

Organic light emitting diode (OLED) displays have gained significant interest recently in display applications in view of their faster response times, larger viewing angles, higher contrast, lighter weight, lower power, amenability to flexible substrates, as compared to liquid crystal displays (LCDs).


Currently, active matrix organic light emitting device (“AMOLED”) displays are being introduced. The advantages of such displays include lower power consumption, manufacturing flexibility and faster refresh rate over conventional liquid crystal displays. In contrast to conventional liquid crystal displays, there is no backlighting in an AMOLED display as each pixel consists of different colored OLEDs emitting light independently. The OLEDs emit light based on current supplied through a drive transistor.


An AMOLED display includes an array of rows and columns of pixels, each having an organic light-emitting diode (OLED) and backplane electronics arranged in the array of rows and columns. Since the OLED is a current driven device, the pixel circuit of the AMOLED should be capable of providing an accurate and constant drive current. Active matrix addressing involves a layer of backplane electronics, based on thin film transistors (TFTs) fabricated using amorphous silicon (a-Si:H), polycrystalline silicon (poly-Si), or polymer technologies, to provide the bias voltage and drive current needed in each OLED based pixel.


AMOLED displays can experience non-uniformity, for example due to manufacturing processes and differential ageing. Individual pixels of an AMOLED display may age differently from other pixels due to the images displayed on the display over time. Ageing of both the TFT backplane and the OLEDs for a particular pixel can separately contribute to the ageing of that pixel. Additionally, different color OLEDs are made from different organic materials, which age differently. Thus, the separate OLEDs for a pixel may age differently from one another. As a result, the same drive current may produce a different brightness for a particular pixel over time, or a pixel's color may shift over time. Measuring the status (e.g., ageing, non-uniformity, etc.) of an AMOLED display can require that each individual pixel be measured. This requires a great many measurements, and a number of measurements that increases as the number of pixels increases.


SUMMARY

Aspects of the present disclosure include a method of evaluating OLED display pixel status (e.g., pixel ageing and/or pixel non-uniformity). The method includes generating a sequence of patterns representing pixel values for a display panel, wherein the sequence of patterns is a subset of a full sequence of patterns and driving the OLED panel with the sequence of patterns. A sequence of values representing the responses of the panel to the respective ones of the sequence of patterns is sensed and a matrix of status values representing pixel status of the panel is derived from the sensed sequence of values. The matrix of status values is stored in a memory, and can be used in applying a correction signal to the display. The patterns can be generating using, for example, discrete cosine transformations, wavelet transformations, or principal component analysis. Measurements can be taken while operating the display at multiple operating points (e.g., driving transistors in a saturation region and a linear region), allowing status values to be extracted for multiple discrete display characteristics (e.g., driving transistor TFT ageing and OLED pixel ageing).


According to another aspect of the disclosure, an apparatus for evaluating OLED display status (e.g., ageing and/or non-uniformity) includes a pattern generator configured to generate a sequence of pixel patterns, wherein the sequence of patterns is a subset of a full sequence of patterns. A pixel driver coupled to the pattern generator is configured to drive a display panel with the sequence of pixel patterns. A sensor is configured to sense a panel response value corresponding to a pattern generated by the pattern generator and an extraction module coupled to the sensor is configured to extract a set of status values corresponding to each of the pixels of the panel from the panel response values. A memory configured to store the set of status values. A correction module coupled to the pixel driver can generate a set of correction signals corresponding to the status values. The patterns can be generating using, for example, discrete cosine transformations, wavelet transformations, or principal component analysis. Measurements can be taken while operating the display at multiple operating points (e.g., driving transistors in a saturation region and a linear region), allowing status values to be extracted for multiple discrete display characteristics (e.g., driving transistor TFT ageing and OLED pixel ageing).


In another aspect of the disclosure, a method of deriving a sequence of OLED status test patterns includes generating a full sequence of display patterns according to a transform function (such as discrete cosine transform and/or wavelet transform) and driving a display with each of the sequence of patterns. The method further includes sensing a property of the display for each of the sequence of patterns and deriving a pixel status model using the sensed properties and an inverse of the transform function. The method further includes identifying and deleting patterns of the sequence of patterns that contribute less than a threshold amount to the status model to derive a sparse sequence of patterns. The sparse sequence of patterns is stored in a memory.


The method can also include generating the sparse sequence of patterns, driving the display with each of the sparse sequence of patterns, and sensing a property of the display for each of the sparse sequence of patterns. A set of pixel status values (e.g., ageing and/or non-uniformity) can be extracted from the sensed properties. The pixel status values can be stored in the memory.


The present invention helps improve the display uniformity and lifetime despite instability and non-uniformity of individual devices and pixels. This technique is non-invasive and can be applied to any type of display, including AMOLED displays, and can be used as a real-time diagnostic tool to map out or extract device metrics temporally or spatially over large areas.


The foregoing and additional aspects and embodiments of the present invention will be apparent to those of ordinary skill in the art in view of the detailed description of various embodiments and/or aspects, which is made with reference to the drawings, a brief description of which is provided next.





BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings.



FIG. 1 is a block diagram of an AMOLED display;



FIG. 2 is a block diagram of a pixel driver circuit for the AMOLED display in FIG. 1;



FIG. 3 is a block diagram of a system for measuring and correcting for AMOLED display non-uniformity;



FIG. 4 is a flowchart of a method of extracting non-uniformity information for AMOLED displays;



FIG. 5 is a flowchart of a method of developing a non-uniformity model for an AMOLED display;



FIG. 6 is a plot of spatial correlation of the panel brightness;



FIGS. 7(
a)-7(j) are patterns representing principal components;



FIG. 8 shows comparisons of SPICE simulations to quadratic models;



FIG. 9 is a block diagram of a system for measuring and correcting for AMOLED display non-uniformity by extracting principal components based on a video signal;



FIG. 10 is a block diagram of a system for measuring and correcting for AMOLED display non-uniformity using a video signal as a transformation vector;



FIG. 11(
a) is a picture of a pattern applied to a display and FIG. 11(b) is picture of an estimate of the ageing of the display obtained using discrete cosine transformations; and



FIG. 12(
a) is a picture of actual panel ageing and FIG. 12(b) is a picture of an estimate of the ageing using principal component analysis.





While the invention is susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and will be described in detail herein. It should be understood, however, that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.


DETAILED DESCRIPTION


FIG. 1 is an electronic display system 100 having an active matrix area or pixel array 102 in which an array of pixels 104 are arranged in a row and column configuration. The display system 100 can be, for example, an AMOLED display. For ease of illustration, only two rows and columns are shown. External to the active matrix area of the pixel array 102 is a peripheral area 106 where peripheral circuitry for driving and controlling the pixel array 102 is disposed. The peripheral circuitry includes a gate or address driver circuit 108, a source or data driver circuit 110, a controller 112, and a supply voltage (e.g., Vdd) driver 114. The controller 112 controls the gate, source, and supply voltage drivers 108, 110, 114. The gate driver 108, under control of the controller 112, operates on address or select lines SEL[i], SEL[i+1], and so forth, one for each row of pixels 104 in the pixel array 102. A video source 120 feeds processed video data into the controller 112 for display on the display system 100. The video source 120 represents any video output from devices using the display system 100 such as a computer, cell phone, PDA and the like. The controller 112 converts the processed video data to the appropriate voltage programming information for the pixels 104 in the display system 100.


In pixel sharing configurations described below, the gate or address driver circuit 108 can also optionally operate on global select lines GSEL[j] and optionally /GSEL[j], which operate on multiple rows of pixels 104 in the pixel array 102, such as every two rows of pixels 104. The source driver circuit 110, under control of the controller 112, operates on voltage data lines Vdata[k], Vdata[k+1], and so forth, one for each column of pixels 104 in the pixel array 102. The voltage data lines carry voltage programming information to each pixel 104 indicative of a brightness of each light emitting device in the pixel 104. A storage element, such as a capacitor, in each pixel 104 stores the voltage programming information until an emission or driving cycle turns on the light emitting device. The supply voltage driver 114, under control of the controller 112, controls the level of voltage on a supply voltage (EL_Vdd) line, one for each row of pixels 104 in the pixel array 102. Alternatively, the voltage driver 114 may individually control the level of supply voltage for each row of pixels 104 in the pixel array 102 or each column of pixels 104 in the pixel array 102. As will be explained, the level of the supply voltage is adjusted to conserve power consumed by the pixel array 102 depending on the brightness required.


As is known, each pixel 104 in the display system 100 needs to be programmed with information indicating the brightness of the organic light emitting device in the pixel 104 for a particular frame. A frame defines the time period that includes a programming cycle or phase during which each and every pixel in the display system 100 is programmed with a programming voltage indicative of a desired brightness and a driving or emission cycle or phase during which each light emitting device in each pixel is turned on to emit light at a brightness commensurate with the programming voltage stored in a storage element. A frame is thus one of many still images that compose a complete moving picture displayed on the display system 100. There are at least two schemes for programming and driving the pixels: row-by-row, or frame-by-frame. In row-by-row programming, a row of pixels is programmed and then driven before the next row of pixels is programmed and driven. In frame-by-frame programming, all rows of pixels in the display system 100 are programmed first, and all the pixels are then driven row-by-row. Either scheme can employ a brief vertical blanking time at the beginning or end of each frame during which the pixels are neither programmed nor driven.


The components located outside of the pixel array 102 can be disposed in a peripheral area 106 around the pixel array 102 on the same physical substrate on which the pixel array 102 is disposed. These components include the gate driver 108, the source driver 110 and the supply voltage controller 114. Alternatively, some of the components in the peripheral area can be disposed on the same substrate as the pixel array 102 while other components are disposed on a different substrate, or all of the components in the peripheral area can be disposed on a substrate different from the substrate on which the pixel array 102 is disposed. Together, the gate driver 108, the source driver 110, and the supply voltage control 114 make up a display driver circuit. The display driver circuit in some configurations can include the gate driver 108 and the source driver 110 but not the supply voltage controller 114.


The use of the AMOLED display system 100 in FIG. 1 for applications with bright backgrounds such as emails, Internet surfing, etc., requires higher power consumption due to the need for each pixel to serve as a light for such applications. However, the same supply voltage applied to the drive transistors of each pixel is still used when the pixel is switched to varying degrees of gray scales (brightness). The current example therefore manages the supply power of the drive transistors for video data that requires higher brightness, therefore resulting in power savings while maintaining the necessary luminescence compared to an ordinary AMOLED display with a constant supply voltage to the drive transistors.



FIG. 2 is a circuit diagram of a simple individual driver circuit 200 for a pixel such as the pixel 104 in FIG. 1. As explained above, each pixel 104 in the pixel array 102 in FIG. 1 is driven by the driver circuit 200 in FIG. 2. The driver circuit 200 includes a drive transistor 202 coupled to an organic light emitting device 204. In this example, the organic light emitting device 204 is a luminous organic material which is activated by current flow and whose brightness is a function of the magnitude of the current. A supply voltage input 206 is coupled to the drain of the drive transistor 202. The supply voltage input 206 in conjunction with the drive transistor 202 supplies current to the light emitting device 204. The current level may be controlled via a programming voltage input 208 coupled to the gate of the drive transistor 202. The programming voltage input 208 is therefore coupled to the source driver 110 in FIG. 1. In one example, the drive transistor 202 is a thin film transistor fabricated from hydrogenated amorphous silicon. In another example, low-temperature polycrystalline-silicon thin-film transistor (“LTPS-TFT”) technology can also be used. Other circuit components such as capacitors and transistors (not shown) may be added to the simple driver circuit 200 to allow the pixel to operate with various enable, select and control signals such as those input by the gate driver 108 in FIG. 1. Such components are used for faster programming of the pixels, holding the programming of the pixel during different frames and other functions.


When the pixel 104 is required to have a defined brightness in applications, the gate of the drive transistor 202 is charged to a voltage where the transistor 202 generates a corresponding current to flow through the organic light emitting device 204, creating the required brightness. The voltage at the gate of the transistor 202 can be either created by direct charging of the node with a voltage or self-adjusted with an external current.


A pattern generator generates a predetermined sequence of patterns for display on a panel display. A pattern is simply a matrix of information that tells a display panel driver the level at which to drive each pixel of the display panel to form a visual image. Each of the sequence of patterns is applied to the display, one at a time. A measurement of a display property is taken for each of the sequence of patterns. For example, the overall display panel current can be measured each time a pattern is displayed on the display panel.


An individual measurement taken of the display panel for a single pattern does not give definitive information about the status (e.g., ageing, non-uniformity, etc.) of each pixel of the display panel. It does provide some information, though. For example, a pattern that causes the display panel to display white in the middle and black in the corners can be used to extract an estimate of the status of the pixels in the center of the display panel. Similarly, a pattern that causes the display panel to display black in the middle and white in the corners can be used to extract an estimate of the status of the pixels in the corners of the display. These are examples of low frequency patterns—there is a low frequency of change from pixel to pixel. A checkerboard pattern is an example of a higher frequency pattern, where there is a higher frequency of change from pixel to pixel.


A few measurements can be used to form a crude estimate of the status of the pixels in the display panel. Increasing the number of patterns and corresponding measurements increases the accuracy of the estimate of individual pixel status. By applying every possible pattern and measuring the corresponding results, there is enough information to mathematically determine an exact status value (e.g., ageing value, non-uniformity value, etc.) of each pixel. According to an aspect of the invention, certain patterns can be chosen to optimize the amount of information that can be extracted from a reduced number of patterns. Thus, accurate estimates of the status of the individual pixels can be determined without applying every possible pattern.


The status of the pixels can be represented mathematically as a vector, A. The goal is to mathematically compute each individual value in the vector A. The display panel measurements can be used to compute another vector, M, an example of which is provided below. Matrix multiplication can then be used to solve for each individual pixel value in the vector A using the values in M. An orthogonal transformation matrix, W, can be used in this computation. The transformation W can be used to create the patterns, and the inverse of that transformation, W−1, can be used to solve for the individual values of vector A based on the measurements resulting from the patterns. Specifically, the values of A can be calculated according to the equation A=W−1×M.



FIG. 3 illustrates an embodiment of a system 300 to measure properties of a display 310, such as an AMOLED panel display, to capture pixel metrics, for example ageing or non-uniformity. In the example of system 300, the display panel 310 is measured with a single sensor 312 (or multiple sensors) rather than a sensor corresponding to each pixel of the display. A person of ordinary skill in the art would recognize that more than one sensor could be used, although the number of sensors is small relative to the number of pixels of the display panel 310. The sensor 312 is, for example, a current sensor that measures the power supply current through VDD and/or VSS lines (e.g., VDD 200 of FIG. 2). Alternatively, the sensor 312 could be an optical sensor, for example measuring the total light output of the display panel 310, or a thermal sensor, for example measuring the heat output of the display panel 310. A measurement unit 314 receives the output of the sensor 312.


As shown in FIG. 3, and further in FIG. 4, a pattern generator 318 generates a pattern representative of an image for display on the display panel 310 (Step 410). A pattern can include a two-dimensional image of pixels (e.g., during a frame), with numerical brightness values (e.g., values in a range of 0-255) for each sub-pixel. The display panel 310 is driven by driver 316 (Step 412). The driver 316 can include, for example, the gate driver 108 and the source driver 110 of FIG. 1. During a period of pixel metrics extraction, the driver 316 is programmed to drive the display panel 310 with patterns generated by a pattern generator 318. The driver 316 converts the patterns into electrical signals to drive the display panel 310. The sensor 312 senses the response from the display panel 310 caused by the pattern driven by the driver 316 (Step 414).


The output of the sensor 312 is measured by the measurement unit 314, which converts the sensor 312 output into numerical measurement values (Step 416). The output of the measurement unit 314 is passed to an extraction unit 320 coupled to the measurement unit 314. The extraction unit 320 converts the measured data to values representing the status of individual pixels (Step 418). The patterns generated by the pattern generator 318 can be created according to a waveform transformation. The extraction unit 320 then evaluates the measurements from the measurement unit 314 using the inverse of the waveform transformation used in generating the patterns. For example, the extraction unit 320 can implement a sub-pixel electrical model and an ageing or parameter transformation. The extraction unit 320 can iteratively calculate the status values, for example updating approximations of the pixel status values as it receives additional measurements. Extraction of status data (such as ageing) through the use of a sensor and model characterizing the display (such as a sub-pixel electrical model) allows the display to be tested in a non-invasive fashion.


The status values can be stored in a memory 322 (Step 420). The stored status values can be used by a correction unit 324 coupled to the memory 322 to compensate for the ageing, non-uniformity, and other effects determined by the extraction unit 320 (Step 422). For example, the system 300 receives an input video signal 120 for display on the display panel 310. The input video signal 120 can be received by the correction unit 324, which can adjust the signal for each pixel or sub-pixel to compensate for the determined ageing of that pixel or sub-pixel.


As shown in FIG. 5, the display 310 can be initially tested using a full set of patterns. As explained below, this can correspond to four times the number of pixels in the panel display. In this case, the pattern generator 318 iteratively generates each of the full sequence of patterns (Step 510), and the driver 316 causes the display panel 310 to display images corresponding to those patterns (Step 512). The extraction unit 320 derives a non-uniformity model based on the responses of the display panel 310 to the patterns (Step 514). The extraction unit can identify which of the full set of patterns contributes the most to the non-uniformity model (e.g., above a threshold value) and which patterns contribute the least (e.g., below the threshold value). The patterns that contribute the least can be discarded (Step 516).


In a subsequent test of the display panel 310, the pattern generator can generate a sequence of patterns that excludes the discarded patterns (Step 518). The extraction unit 320 can re-evaluate the non-uniformity model and discard additional patterns if it identifies patterns that contribute little to the non-uniformity model. Since display status may be difficult to predict, a discarded pattern may turn out to have more value in the future. Accordingly, discarded patterns can be re-introduced (Step 520), and the display panel 310 can be tested with a pattern sequence including the formerly discarded pattern.


A. Sub-Pixel Electrical Models


The extraction unit 320 can be configured to evaluate display status, such as display ageing, using a sub-pixel electrical model. To extract the ageing of each sub-pixel, the extraction unit 320 can construct a model for the sensor output for each sub-pixel based on the input of the sub-pixel. The model can be based on measuring the output of the sensor 312 (e.g. supply current) for a sequence of applied images (generated by pattern generator 318), and then extracting, using the extraction unit 320, a parameter matrix of the TFT and/or OLED current-voltage (I-V) ageing or mismatch values.


The supply current I2 of a sub-pixel biased in the saturation region follows a power-law relation with respect to input data voltage as:

I21(VG−Vos−VTa−VOa)a  (1)

Where β1, Vos, and a, are model coefficients, VG is the gate voltage of the driving TFT (e.g., transistor 202 of FIG. 2) equal to the voltage of the input video signal from the driver 316. VOa and VTa are the ageing voltage of the OLED and TFT (e.g., OLED 204 and transistor 202 of FIG. 2) such that to maintain their currents to the level equal to when they were not aged, a higher voltage (VOa+VTa) can be used. This model is valid for VG>Vos+VGa+VTa.


The supply current I2 of a sub-pixel can also be modeled with the driving transistor in the linear region, where the supply voltage VDD is pulled down significantly. The operation in the linear region can be used to decompose ageing estimations into the OLED and TFT portions. The current I2 of the driving transistor in the linear region can be approximated by:

I21(VG−Vos−VTa(y+θVG)VOa)  (2)

Where β1, Vot, y, θ are model coefficients.


Values for the coefficients of the models of Equations (1) and (2) can be determined by supplying to the panel 310 patterns generated by the pattern generator 318 including solid mono-color (red, green, or blue) gray-scale images, and measuring the sensor 312 output (e.g., the supply current of the whole panel) corresponding to each pattern. In this example, the extraction unit 320 can include a look-up-table that maps the gray-scale to the gate voltage, VG. The extraction unit 320 can then use the measured currents to fit the models. The patterns applied by the pattern generator 318 can be constructed under a short range of the gray-scale, to fit the models with the gray-scale range that is actually being used throughout the ageing profile extraction, rather than the full 0-255 range.


Instead of, or in addition to driving the driving transistors of the panel alternately in the linear and saturation regions, the driving transistors can be driven with voltages offset by an offset value. For example, a first set of measurements can be taken with the driving transistors driven with no offset (e.g., a DC offset of zero, or a gray scale value of 127). A second set of measurements can be taken with the driving transistors driven with a DC offset or bias. From these two sets of measurements, two discrete display characteristics (e.g., driving transistor TFT ageing and OLED pixel ageing). Moreover, the driving transistors can be driven in more than two operating positions (e.g., three discrete offset points, multiple offset points and saturation region, etc.) to generate measurements for evaluating more than two discrete display characteristics.


B. Direct Extraction of Ageing and Non-Uniformity Profiles' Transformations


As explained above, the ageing values of the pixels of a display panel can be represented as a vector. For example, the ageing of the pixels and sub-pixels of the display 310 can be represented as a vector of numerical values, A. Likewise, the display panel measurements can be used by the extraction unit 320 to calculate a vector M to help solve for the ageing values in A.


The pattern generator 318 generates a sequence of patterns that are used by the driver 316 to generate images on the display 310. Each pattern represents a two-dimensional matrix of pixel values. Different patterns cause images to be displayed that carry different information about the display's ageing. For example, a pattern can be generated that results in an image that is all white. The measurement taken from this image represents the ageing of the entire display 310. Another pattern can be generated that results in an image that is white in the center and dark in the corners. The measurement taken from this image represents the ageing in the middle of the display 310. The extraction unit 320 can obtain an accurate calculation of the ageing values for each of the pixels and sub-pixels by evaluating a sufficient number of measurements corresponding to patterns supplied by the pattern generator 318 and computing a matrix of ageing values.


The orthogonal transformations of the ageing and non-uniformity profiles of the display 310 can be directly obtained by applying proper image sequences using the pattern generator 318 and measuring the corresponding output of the sensor 312 (e.g., supply current).


For example, the display 310 can be represented as an rxc pixel matrix (matrix of size r rows times c columns). The VTa+VOa ageing values of the pixels in the matrix can be rearranged in a column vector A of length rxc so that the first column of the pixel matrix consisting of r pixels sits on top of the vector A.


Wrcxrc is an orthogonal transformation matrix (that is W−1=WT). If the vector of Mrcx1=Wrcxrc×Arcx1 can be obtained by any means, then A, the vector of all VTa+VOa ageing values for the display 310, can be recovered by: A=WT×M. In practice, this large matrix multiplication can be reduced to very fast forms of computations. For example if W is a transformation matrix of a two-dimensional discrete cosine transform (DCT), the matrix multiplication can be reduced to the inverse DCT operation.


The extraction unit 320 can include a microprocessor configured to compute the vector M as follows. The total supply current I for the panel 310 for a pattern supplied to the panel 310 can be represented by the equation:












I
=


β
2






i
=
1

rc




(



V
G



(
i
)


-

V
OS

-

A


(
i
)



)

a









=


β
2






i
=
1

rc



(



(



V
G



(
i
)


-

V
OS


)

a




(

1
-


A


(
i
)





V
G



(
i
)


-

V
OS




)

a


)










(
3
)







By using the Taylor approximation of 1−xa˜1−ax, the Equation (3) can be approximated as:









I
=


β
2






i
=
1

rc



(



(



V
G



(
i
)


-

V
OS


)

a

-



a


(



V
G



(
i
)


-

V
OS


)



a
-
1




A


(
i
)




)







(
4
)







The pattern generator 318 can generate two different patterns (vectors) to be applied as images, VG1 and VG2, to the display 310, and their corresponding supply currents, I1 and I2, can be measured using the measurement unit 314. VG2 can be the negative of VG1, for example. The following equation can be derived using the measurements of I1 and I2:













I
2

-

I
1



β
2


-




i
=
1

rc



(



(



V

G





2




(
i
)


-

V
OS


)

a

-


(



V

G





1




(
i
)


-

V
OS


)

a


)



=




i
=
1

rc




a


(



(



V

G





1




(
i
)


-

V
OS


)


a
-
1


-


(



V

G





2




(
i
)


-

V
OS


)


a
-
1



)




A


(
i
)








(
5
)







Equation (5) can be used to generate the B times of the j-th element of vector M, for i={1, . . . , rc}:

a((VG1(i)−Vos)a−1−(VG2(i)−Vos)a−1)=B−W(j,i)  (6)


To obtain the j-th element of M two patterns can be supplied with the following gate voltages:












V

G





1




(
i
)


=



(

C
+

B



W


(

j
,
i

)



2

a




)


1

a
-
1



+

V
OS











V

G





2




(
i
)


=



(

C
-

B



W


(

j
,
i

)



2

a




)


1

a
-
1



+

V
OS







(
7
)







The values of B and C can be calculated using the maximum absolute value of the j-th row of W and a gate voltage range that turns pixels on but does not overdrive them. For example, for i={1, . . . , rc}, if the max([W(j,i)])=Wi and the proper gate voltage range is between νmin and νmax then:










C
=

0.5


(



(


v
max

-

V
OS


)


a
-
1


+


(


v
min

-

V
OS


)


a
-
1



)









B
=


a

w
j




(



(


v
max

-

V
OS


)


a
-
1


-


(


v
min

-

V
OS


)


a
-
1



)







(
8
)







The extraction unit 320 can compute the two patterns corresponding to VG1 and VG2 gate voltages by using the look-up table that maps the gray-scale level to voltage. The supply currents can be measured for each pair of images and the corresponding element of the M vector can be calculated using the left hand side of Equation (5) divided by B. The extraction unit 320 can be configured to compute an estimation of the OLED plus TFT ageing profile for the vector A by performing an inverse transformation over M using WT.


The vector A can be computed iteratively, and the error introduced by the first order Taylor approximation can be compensated for by using the estimated A and a previous computation of A, Aold, and rewriting Equation (5) as:












i
=
1

rc




a


(



(



V

G





1




(
i
)


-

V
OS


)


a
-
1


-


(



V

G





2




(
i
)


-

V
OS


)


a
-
1



)




A


(
i
)







(
9
)








Iterating over Equation (9) gradually removes the errors of the high order terms neglected in the Taylor approximation. The iteration can be continued until the error is less than a threshold value.


The vector A includes values representing the sum of the OLED and TFT ageing, but not the individual contributions from OLED and TFT ageing separately. The individual contributions of the OLED and TFT ageing can also be obtained. To determine the individual contributions, the drain bias voltage of the TFTs (e.g., the transistor 202 of FIG. 2) can be pulled to a point where the sub-pixels operate in the linear region. In that region, the current of a TFT is a function of drain-source voltage. To compensate for the OLED ageing, a higher absolute voltage value must be applied to the TFT gate than a value corresponding to the actual amount of the OLED ageing. That is because of the fact that the higher OLED voltage that generates the same OLED current also lowers the drain-source voltage. The lowered drain-source voltage must be compensated with even higher gate voltage. This is modeled in Equation (2) as a VG− dependent factor of the OLED ageing, Voa.


The supply current in the linear region can be represented by the equation:









I
=


β
1






i
=
1

rc



(



V
G



(
i
)


-

V
ot

-

A


(
i
)


+


V
oa



(
i
)


-


(

y
+

θ







V
G



(
i
)




)




V
oa



(
i
)




)







(
10
)








Therefore,













I
2

-

I
1



β
2


-




i
=
1

rc



(


(



V

G





2




(
i
)


-

V
ot

-

A


(
i
)



)

-

(



V

G





2




(
i
)


-

V
ot

-

A


(
i
)



)


)



=




i
=
1

rc



(


(



V

G





1




(
i
)


-


V

G





2




(
i
)



)


θ







V
oa



(
i
)



)






(
11
)







A suitable gate voltage within a preferred range that creates the B times of j-th element of vector M is












V

G





1




(
i
)


=

C
+

B



W


(

j
,
i

)



2

θ













V

G





2




(
i
)


=

C
-

B



W


(

j
,
i

)



2

θ









(
12
)








where










C
=

0.5


(


v
max

+

v
min


)









B
=


θ

w
j




(


v
max

-

v
min


)







(
13
)







To exactly extract the OLED and TFT ageing values, 4 rc measurements, corresponding to 4 rc patterns, are needed. 4 rc corresponds to each of the rc patterns, its negative, and the corresponding measurements with the TFTs in the linear region to differentiate OLED ageing from TFT ageing. However, according to the present invention, an approximate estimation of ageing can be obtained with only a subset of the 4 rc measurements, corresponding to, for example, a few rows of M. A vector A is called R-Sparse if its transformation using the W transformation matrix (dictionary) can be well approximated with only R nonzero elements. When a suitable transformation is used, and only the rows of W that generate significant nonzero elements in M are used, the reconstruction of ageing can be performed with a significantly lower number of patterns and current measurements. Appropriate reduced sequences of patterns can be selected in a number of ways.


1. Discrete Cosine Transformation


A reduced set of patterns can be identified using a two-dimensional discrete cosine transformation (DCT). The pattern generator 318 can generate patterns created using a DCT. The extraction unit 320 then evaluates the measurements from the measurement unit 314 using the inverse of the DCT in constructing a matrix of ageing values.


A DCT is a transformation that expresses a sequence of data points in terms of a sum of cosine functions oscillating at different frequencies. The DCT is well known for its energy compaction behavior; most of the variance (energy) of the signal can be captured by its first transformation coefficients. The two-dimensional DCT rearranged in the W matrix is:


For n1=[0, . . . , c−1], n2=[0, . . . , r−1], k1=[0, . . . , c−1], and k1=[0, . . . , r−1]:










W


(




k
1


r

+

k
2

+
1

,



n
1


r

+

n
2

+
1


)


=



2






a

k





1




a

k





2





r





c





cos


[




k
1


π

c



(

0.5
+

n
1


)


]




cos


[




k
2


π

r



(

0.5
+

n
2


)


]







(
13
)








Where






{







a
Θ

=

1

2









a
i

=
1









i


0





The energy compaction property of the DCT implies that by using a limited number of rows of W, in particular those rows with small k1 and k2, the major elements of M may be obtained and used to almost exactly reconstruct ageing. The pattern generator 318 can generate a full set of patterns based on the DCT, and the extraction unit 320 evaluates the measurements that result. The extraction unit 320 can then identify the patterns that contribute the most to the major elements of M. In subsequent tests, the pattern generator 318 can generate a reduced sequence of patterns limited to the patterns identified as the best by the extraction unit 320. If only the first few low-spatial frequency harmonics of the ageing profile are considered, the ageing profiles generated can be blurred due to the filtration of the high frequency edges. This can be solved by progressively performing measurements using selected higher frequency patterns during the operation of the display.


Because most of the variance of the signal can be captured by the first transformation coefficients, the extraction unit 320 can begin solving for, and deriving an accurate approximation of, the status values before all of the patterns have been generated and measured.



FIG. 11(
a) shows an example ageing pattern consisting of eight discrete gray-scale blocks from full white to full black on a display of resolution 320 by 240 by RGB pixels. The pattern was applied to the display for forty days at a temperature of 70 degrees Celsius. The display was measured according to the invention using DCT. FIG. 11(b) shows an estimate of pixel ageing of the display using 1,000 measurements. As can be seen, a close estimate of the ageing of the display can be obtained with significantly fewer measurements than measuring each pixel individually.


2. Wavelet Transformation


Wavelets can also be used to construct orthogonal transformation matrices. The pattern generator 318 can generate patterns created using a Wavelet Transformation. The extraction unit 320 then evaluates the measurements from the measurement unit 314 using the inverse of the Wavelet Transformation in constructing a matrix of ageing values.


The advantage of wavelet transformations is the high quality detection of the ageing profile high-frequency edges. There are different types of wavelets. Unlike the DCT, with wavelet transformations, there may be a lack of knowledge of where the significant signal transformed coefficients reside. However, the knowledge of a previous ageing extraction profile can be used to find the possible location of the coefficients with significant contribution to the signal energy. The wavelet transformations can be used in conjunction with other methods after finding an initial profile. For example, the pattern generator 318 can generate a set of patterns based on the DCT, and the extraction unit 320 can extract an ageing profile including coefficients with significant contribution to the signal energy from that set of patterns. The pattern generator 318 can then generate, and the extraction unit 320 can evaluate, a set of patterns based on the Wavelet Transformation, leading to better detection of high-frequency edges.


3. Selecting the Optimum Set of Transformation Vectors


For both discrete cosine and wavelet transforms some vectors have more information about the ageing profile of the display 310 than others. To reduce the number of patterns used to extract the ageing accurately, the extraction unit 320 can select the vectors that add more information to the ageing profile and exclude those vectors that add little information. For example, the pattern generator 318 can generate a full set of vectors, using cosine and/or wavelet transforms, from which the extraction unit 320 can identify the vectors that have smaller coefficients, for example below a threshold value, and thus add little to determination of the ageing profile. The extraction unit 320 can then cause those vectors to be dropped from subsequent tests of the display 310. The next time the display 310 is analyzed, the pattern generator 318 can generate a set of patterns that excludes the dropped vectors. The extraction unit 320 can drop vectors iteratively. For example, each time the display 310 is tested, the extraction unit 320 can identify vectors that do not contribute substantially, and cause those to be dropped from subsequent tests.


This method works very well for a device with a fixed ageing profile. For a device with a dynamic ageing pattern, the coefficients of transformation vectors may change. Patterns that were excluded may later turn out to contribute more to the ageing profile, while the included patters may turn out to contribute less. To compensate for a dynamic ageing profile, dropped vectors can occasionally be added back to the set of active vectors in subsequent tests of the display 310, for example randomly or according to cyclic methods.


Because the patterns that contribute most to the status values can be identified, the pattern generator 318 can be configured to generate those patterns first, and the extraction unit 320 can begin solving for, and deriving an accurate approximation of, the status values before all of the patterns have been generated and measured.


4. Principal Component Analysis


Principal component analysis (“PCA”) can also be used to generate a dictionary of the most important features that can be used for an efficient decomposition of the ageing profile into a small set of orthogonal basis. The pattern generator 318 can then be configured to use a corresponding set of patterns, and the extraction unit 320 is configured to evaluate the measurements using the information from the principal components dictionary. To utilize PCA, a training set of sample ageing profiles is first constructed. Such a training set can be obtained from the usage pattern of the display 310 in real-time. The training set of sample ageing profiles can also be created from off-line patterns provided by extensive study of possible display usage of a device.


For example, pixel ageing can be studied under several typical usage conditions for a display. A training set of sample ageing profiles can be created for each of these conditions. Training profiles can also be created for particular manufacturers, or displays manufactured at a particular factory, through testing of several samples of displays from that manufacturer or factory. This technique can be used to better match the training profiles to non-uniformity corresponding to the particular manufacturer of factory. The patterns included in the training sets can be represented in the form of a DCT or Wavelet Transformation for ease of extraction.


To create a training set when N ageing profile samples are available, a matrix PrcxN is formed such that each column is an ageing profile rearranged column-by-column in a column vector of size rc. If S=P×PT, then the eigenvalue vector and eigenvector matrix of Z are λ and A. An orthogonal transformation can then be formed by picking the first few eigenvectors corresponding to the largest eigenvalues.


The spatial correlation of a scalar random variable Z on a 2-D plane can be formed by determining the cov(Z(s1), Z(s2)) at any arbitrary locations of s1 and s2. In a second-order stationary process, the spatial covariance is a function of the direction and distance (for an anisotropy process) between the two points rather than their actual position. The correlation generally reduces as the distance increases. There is also a spatial correlation in threshold voltage and mobility of LTPS TFTs known as long-range variation. FIG. 6 shows a plot of spatial correlation of the panel brightness. The correlation reduces as the distance between two points increases.


Since the random parameters are spatially correlated, principal component analysis is very effective in compressing the random parameters. Principal component analysis linearly transforms the underlying data to a new coordinate system such that the greatest variance appears on the first coordinate (the first principal component), the second greatest variance on the second coordinate, and so on. If the profile of the random parameter is decomposed to a weighted sum of the principal components, the dimension of the original data (dimension being the number of sub-pixels for each process parameter) can be significantly reduced in the principal component analysis coordinate system by eliminating the less important principal components.


If EZ is the spatial covariance matrix of a process parameter Z, ΣZ(i,j)=cov(Z(si), Z(sj)), the m principal components of this process parameter is equivalent to the m eigenvectors of ΣZ corresponding to its m largest eigenvalues. FIG. 7(a)-7(j) show ten patterns representing the first ten principal components of the spatial correlation matrix according to the data points of FIG. 6. In this example, the first ten principal components, which capture most of the variance, primarily contain low spatial frequencies, representing global non-uniformity trends.


As a voltage programming pixel, a driving transistor must supply a certain amount of current determined by the OLED optical efficiency, for a given gate voltage, regardless of the OLED bias. Therefore, in this example, the driving transistor of the pixel shown in FIG. 2 is biased in a way that it remains in strong saturation for the entire range of the gray-scale OLED operation. Consequently, the OLED current-voltage (“I-V”) shift effect, due to electrical ageing, on the current of the driving TFT will also be minimized.


The following model represents the process variation effect on the I-V of the pixel:

I=β(μ+Δμ)(VDD−(VG+VTHo+ΔVTH)2  (15)

where μ0 is the and Δμ are the nominal and variation of the transistor mobility, VTHo and ΔVTH are the nominal and variation of the effective threshold voltage.



FIG. 8 shows comparisons of SPICE simulations to quadratic models at the nominal and two extreme process corners. The model at the nominal includes the values Δμ=0 and ΔVTH=0 for Equation (15). The model at the first process corner includes the values Δμ=+3σ and ΔVTH=+3σ. The model at the second process corner includes the values Δμ=−3σ and ΔVTH=−3σ. Using these models, a coefficient of determination, R2, can be calculated to be approximately 0.98 for the gate voltage range of 13-14 V. Therefore, this voltage range can be used as Vmin and Vmax values by the extraction unit 320 in the non-uniformity extraction phase discussed below.


Similar to the examples above, the vertical mura and the coefficients of the major principal components of the background non-uniformity of both mobility and the threshold voltage can be extracted by displaying appropriate images on the panel, sensing the total current of the panel, and post-processing of the data.


The following equation represents the total current of a panel of size R×C:










I
p

=

β





i
,

j
=
1


RC




(


μ
o

+

Δ






μ
ij



)


P


2
ij




(

1
+


Δ






V

TH
ij




P
ij



)

2








(
16
)








where Pij=VDD+VTHO is the drive-in voltage of the pixel at the i-th row and j-th column. For the gate voltage range of 13-14 V, since









Δ






V

TH
ij




P
ij




<<
1


,





the equation is approximated as










I
p

=

β





i
,

j
=
1



R
,
C






P

ij



(


μ
o

+

Δ






μ
ij



)




(


P
ij

+

2

Δ






V

TH
ij




)








(
17
)








Equation (17) can be used to derive the vertical average and the coefficients of the principal components, all of which are weighted sums of a type of a process parameters.


In this example, the vertical laser scan impact on the mobility is first extracted. The average mobility of each column is computed by displaying two patterns on the column (i.e., as described above using the pattern generator 318 and panel driver 316) and measuring their respective currents (i.e., as described above using the sensor 312 and measurement unit 314). While the rest of panel is programmed by full VDD gate voltage (to turn off the drive TFTs for the rest of the pixels) the column of interest is driven by two different constant voltages, VG(1) and VG(2) sequentially. The choice of the voltages can be made in a way that the gate voltage must be set within the range of the I-V model validity. If the measured current of the corresponding patterns are I1 and I2, the average mobility variation of the column j can then be obtained from










Δ






μ
j


=







i
=
1

R



Δ






μ
ij








R

=



I
2

-



P
2


P
1



I





1

-

R





β







μ

oP





2




(


p
2

-

p
1


)





R





β







p
2



(


p
2

-

p
1


)









(
18
)








Where p1=VDDVTHO−VG(1) and p2=VDDVTHOVG(2)


After all columns are measured, the background mobility variation (anything except vertical artifacts) can be efficiently extracted by finding the coefficients of the most important principal components. In this example, Wmax is a principal component and Wmax is absolute value of the largest element. For computing each principal component factor, four patterns can be displayed sequentially and the panel current can be measured for each. The four patterns provide following gate voltage profile:











V

G
ij


(
1
)


=


V
DD

+

V

TH
O


-


(

a
-


bW
ij

2


)


1
2











V

G
ij


(
2
)


=

k






V

G
ij


(
1
)











V

G
ij


(
3
)


=


V
DD

+

V

TH
O


-


(

a
+


bW
ij

2


)


1
2











V

G
ij


(
4
)


=

k






V

G
ij


(
3
)








(
19
)








where k is an arbitrary constant close to 1 (e.g. 1.1), and










a
=




(


V
DD

+

V

TH
O


-

V
min


)

2

+


(


V
DD

+

V

TH
O


-

V
max


)

2


2








b
=




(


V
DD

+

V

TH
O


-

V
min


)

2

-


(


V
DD

+

V

TH
O


-

V
max


)

2



W
max







(
20
)








where Vmax and Vmin are maximum and minimum applied gate voltages, for example 14 and 13V as described above. Such values for a and b guarantee that the gate voltage, VG, stays between desired maximum and minimum levels.


If the panel current for these four patterns are measured as I1 . . . I4, then the coefficient of the principal component W of the background mobility non-uniformity can be computed by the extraction unit 320 as













i
,

j
=
1



R
,
C









W
ij



(


Δ






μ
ij


-

Δ







μ
^

i



)



=






I
4

-


I

2
-
k




(


I
3

-

I
1


)





k
2

-
k


-

b





β





μO





i
,

j
=
1



R
,
C








W

ij





Δμ





j











b





β






(
21
)








Therefore, the total number of current measurements (number of image frames to be displayed), required for the extraction of the mobility non-uniformity using the average vertical variation and the top mμ principal components, is 2 C+4 mμ.


Once the mobility variation profile is estimated, the threshold voltage variation can be characterized by decomposing it into vertical and background variation components. The average threshold voltage variation of a column j, can be extracted using one current measurement. In this example, the following gate voltage pattern is applied to the column while the rest of the panel is left off:

if (k=j)VGik=VDDVTHOo+Δμmin)
if (k≠j)VGik=VDD  (22)

Where









c
=

0.5


X


(



(


V
DD

+

V

TH
O


-

V
min


)



(


μ
O

+

Δ






μ
min



)


+


(


V
DD

+

V

TH
O


-

V
max


)



(


μ
O

+

Δ






μ
max



)



)







(
23
)








This ensures that the gate voltage at the column of interest remains between the Vmin and Vmax limits, so that the condition for the first order approximation model (Equation (17)) of the pixel I-V holds. Therefore, if the measured current is I, the average threshold variation of the column j is










Δ







V
^


TH
j



=






i
=
1

R



Δ

TH
ij



R

=


I
-

β






c
2






i
=
1

R



1


μ
O

+

Δ






μ
ij








2

β





cR







(
24
)







To extract the coefficients of the major principal components of the background threshold voltage variation, two measurements can be applied per coefficient, as follows:











V

G
ij


(
1
)


=


V
DD

+

V

TH
O


-

(

d
-


eW
ij


2


(


μ
O

+

Δ






μ
ij



)




)










V

G
ij


(
2
)


=


V
DD

+

V

TH
O


-

(

d
+


eW
ij


2


(


μ
O

+

Δ






μ
ij



)




)







(
25
)








Where










d
=


0.5

μ
o




x


(



(


V
DD

+

V

TH
O


-

V
min


)



(


μ
O

+

Δ






μ
min



)


+


(


V
DD

+

V

TH
O


-

V
max


)



(


μ
O

+

Δ






μ
max



)



)










d
=


1

W
max




x


(



(


V
DD

+

V

TH
O


-

V
min


)



(


μ
O

+

Δ






μ
min



)


-


(


V
DD

+

V

TH
O


-

V
max


)



(


μ
O

+

Δ






μ
max



)



)








(
26
)







The full-panel current for the displayed patterns are measured as I1 and I2. The coefficient of the corresponding principal component of the background threshold voltage variation is













i
,

j
=
1



R
,
C









W

ij








(


Δ






V

TH
ij



-

Δ







V
^


TH
j




)







=


-




i
,

j
=
1



R
,
C









W

ij







Δ







V
^


TH
j









+





I
2

-

I
1


β

-




i
,

j
=
1



R
,
C




(






(

d
+


eW

ij







2


(


μ
O

+

Δ






μ
ij



)




)

2

-








(

d
-


eW

ij







2


(


μ
O

+

Δ






μ
ij



)




)

2



(


μ
O

+

Δ






μ

μ

ij




)





)




2

e







(
27
)








To estimate the threshold voltage and mobility variation profile, the total number of current measurements is 3 C+4 mμ+2 mVTH, where C is the number of panel columns, mμ is the number of principal components used to model mobility variation component other than mura impacts, and mVTH is that of the threshold voltage variation.


In order to remove the small impact of first degree approximation in the Equation (17), the computations of Equations (18), (21), (24), and (27) can be repeated by changing the value of current measurements according to the following equation:










I
new

=

I
-

β





i
,

j
=
1



R
,
C





(


μ
O

+

Δ






μ
ij



)


Δ






V

TH
ij

2









(
28
)








where Δμ and ΔVTH are the estimated variation from the last iteration. The subtracted term is equal to the second degree term that has been ignored by applying the first degree approximation.


The pattern generator 318 can include several sets of patterns corresponding to typical display usage. The actual usage of the display can be determined based on the display input. The actual usage can then be matched most closely with one of the typical display usage sets of patterns. Once again, because the patterns that contribute most to the non-uniformity values can be identified, the pattern generator 318 can be configured to generate those patterns first, and the extraction unit 320 can begin solving for, and deriving an accurate approximation of, the non-uniformity values before all of the patterns have been generated and measured.


If no training set is available, the spatial statistics of the ageing profiles can be used to directly construct the covariance matrix of Z. It is also possible to start with an ageing profile extracted using any other method, divide it to batch sizes of, for example 8×8 or 16×16, and use the batches as training sets. The extracted orthogonal transformation using this method can be used to locally extract the ageing (within single batches).


Principal components can be calculated based on a predefined ageing pattern or based on a moving averageing of the display input. FIG. 9 shows a system 900 that can be used to extract principal components for a display panel 910 based on a video signal 918. A driver 916 drives the display panel 910 according to the video signal 918. Similar to the system of FIG. 3, a sensor 912 senses a property (e.g., power supply current) of the panel 910 responsive to the driver 916. A measurement unit 914 converts the sensor 912 output into numerical measurement values, which are passed to an extraction unit 920, which evaluates the measurements. Status values calculated by the extraction unit 920 can be stored in a memory 922 for use by a correction unit 924. The video signal 918 can be periodically or continuously monitored to determine display usage. A dictionary of principal components can also be constructed based on the monitored display usage.



FIG. 12(
a) shows an example of actual panel ageing of a 200 by 200 pixel panel. FIG. 12(b) shows an estimate of the panel ageing using principal component analysis after 200 measurements. As can be seen, a close estimate of the ageing of the display can be obtained with significantly fewer measurements than measuring each pixel individually.


5. Video Signal as Transformation Vector


A video signal can also be used as a transformation vector. For example, each frame of a video signal can be written as a linear combination of either cosine or other waveform transformation vectors. As a result, the video can be used to extract the ageing (or pixel parameters) of the display. FIG. 10 illustrates a system 1000 for measuring and correcting for panel non-uniformity using a video signal as a transformation vector. The input video signal 120 is received by a pattern generator 1018, which converts the frames of the video signal into the form of a DCT and/or other waveform transformation. Alternatively, the input video signal 120 can be received as a series of frames in the form of a DCT and/or other waveform transformation. A driver 1016 drives the display 1010 in accordance with the patterns, and a sensor 1012 senses the results for each frame. A measurement unit 1014 measures the output of the sensor 1012 and sends the measurements to an extraction unit 1020. The extraction unit 1020 constructs a matrix of ageing values using the inverse of the transformations used to construct the patterns. The ageing values can be stored in a memory 1022, and used by a correction unit 1024 to make compensating adjustments to the input video signal 120 before it is displayed.


C. Compressive Sensing of Ageing and Non-Uniformity Profiles


Calculating a transformation vector M directly by applying proper images, reading their currents, and extracting coefficients using Equations (5, 9, and 11) is a very fast technique. However, since the energy compaction is not perfect, it is always possible that some of the measurements lead to very small transformed M elements, while some of the significant ones may be neglected. This issue degrades the accuracy of the extracted ageing profile unless the number of measurements increases significantly to compensate for the neglected transformation coefficients. If a priori knowledge on the significant transformation coefficients is available, it can be used to select which elements of M should be calculated and which should be ignored in order to obtain a high quality profile with a low number of measurements.


The quality of extracted ageing values can also be improved, while keeping the measurement numbers small, by using images of random pixels and applying basic pursuit optimization to extract the original profile. This process is similar to compressive sensing.


For example, if N images are constructed each with pixels of randomly set gray-scale, based on a uniform, Bernoulli, Gaussian, or video-content-dependent images, the ageing values can be optimized according to the following equation:






min





i
=
1

rc



[

M


(
i
)


]






Subject to:











for





i

=

[

1
,





,
N

]









I
j

=


β
2






i
=
1

rc



(



(



V
G



(
i
)


-

V
OS


)

a

-



a


(



V
G



(
i
)


-

V
OS


)



a
-
1




A


(
i
)




)










A
=


W
T


xM






(
29
)







Here VG(i) is the gate voltage of the random pixel i at j-th image, and WT the transpose of the transformation dictionary (e.g. DCT, Wavelet, PCA, etc.), and Ij the current consumption of the j-th image. A linear programming, iterative orthogonal matching pursuit, tree matching pursuit, or any other approach can be used to solve this basic pursuit optimization problem.


In Equation (29), the approximated first-order Taylor current equation is used to maintain the linearity of the optimization constraint. After finding an initial estimate of the ageing, A, it can also be used to provide a closer linear approximation and by re-iterating the optimization algorithm it converges to the actual ageing profile. The new constraint used in the subsequent iterations of Equation (29) is:










I
j

=


β
2






i
=
1

rc



(



(



V
G



(
i
)


-

V
OS


)

a



(






(

1
-



A
old



(
i
)





V
G



(
i
)


-

V
OS




)

a

+

a




A
old



(
i
)





V
G



(
i
)


-

V
OS




-






a



A


(
i
)





V
G



(
i
)


-

V
OS







)


)







(
30
)







Finally, to decompose the estimated ageing between the two components of OLED ageing and TFT ageing, the supply voltage can be pulled down for a new set of measurements. The new measurements can be optimized according to the following equation:






min





i
=
1

rc



[

M


(
i
)


]






Subject to:












F

or






i

=

[

1
,





,
N

]









I
j

=


β
1






i
=
1

rc



(



V
G



(
i
)


-

V
ot

-
Ai
+


V
oa



(
i
)


-


(

y
+

θ







V
G



(
i
)




)




V
oa



(
i
)




)











V
oa

=


W
T


xM






(
31
)







As can be seen, the status (e.g., ageing) of an OLED display can be evaluated, and an accurate approximation of the ageing can be obtained, using a single sensor or small number of sensors, and a reduced sequence of input patterns. Less hardware can be used to measure display status, reducing cost, and fewer computations can be used to evaluate the measurements, reducing processing time.


While particular embodiments and applications of the present invention have been illustrated and described, it is to be understood that the invention is not limited to the precise construction and compositions disclosed herein and that various modifications, changes, and variations can be apparent from the foregoing descriptions without departing from the spirit and scope of the invention as defined in the appended claims.

Claims
  • 1. A method of evaluating OLED display pixel status and compensating for degradation of individual pixels within the display, said method comprising: generating a sequence of patterns representing pixel values for a display panel, wherein the sequence of patterns is a subset of a full sequence of patterns;driving the OLED panel with the sequence of patterns;sensing a sequence of values representing the responses of the panel to the respective ones of the sequence of patterns, said sequence of values including at least one of power supply current and brightness of the display panel;using a non-uniformity model based on said sensed sequence of values representing said responses of the panel to the respective ones of the sequence of patterns, mathematically deriving from the sensed sequence of values a matrix of status values representing at least one of the ageing and non-uniformity of each of the individual pixels in the panel;storing the matrix of status values in a memory; andusing said status values to compensate individual pixels in the display panel for at least one of ageing and non-uniformity.
  • 2. The method of claim 1, further comprising applying to the panel a correction signal corresponding to the matrix of status values.
  • 3. The method of claim 1, wherein the generating uses at least one of a discrete cosine transformation and a wavelet transformation to generate at least one of the patterns, and wherein the deriving uses an inverse of the at least one transformation.
  • 4. The method of claim 3, further comprising: discarding from the sequence of patterns a pattern that contributes less than a threshold amount to the matrix of status values; andrepeating the generating, driving, sensing, deriving, and storing steps.
  • 5. The method of claim 4, further comprising: reintroducing the discarded pattern to the sequence of patterns; andrepeating the generating, driving, sensing, deriving, and storing steps.
  • 6. The method of claim 1, wherein the generating comprises generating at least one pattern based on a principal component analysis.
  • 7. The method of claim 6, wherein the principal component analysis comprises generating a principal component through at least one of a predefined non-uniformity pattern and a moving averaging of an input to the OLED display.
  • 8. The method of claim 1, wherein driving the OLED panel comprises operating the pixel driving transistors in a first operating position and a second operating position;the sequence of patterns includes patterns corresponding to each of the first operating position and the second operating position; andthe matrix of status values includes values corresponding to two discrete display characteristics.
  • 9. The method of claim 8, wherein the first operating position is a linear region and the second operating position is a saturation region.
  • 10. The method of claim 8, wherein the first operating position and the second operating position are offset by an offset voltage.
  • 11. An apparatus for evaluating OLED display status, comprising: a pattern generator configured to generate a sequence of pixel patterns, wherein the sequence of patterns is a subset of a full sequence of patterns;a pixel driver coupled to the pattern generator configured to drive a display panel with the sequence of pixel patterns generated by the pattern generator;a sensor configured to sense panel response values corresponding to a pattern generated by the pattern generator, said response values including at least one of power supply current and brightness of the display panel;an extraction module coupled to the sensor configured to mathematically extract, using a non-uniformity model based on said sensed panel response value corresponding to a pattern generated by the pattern generator, a set of status values corresponding to at least one of the ageing and non-uniformity of each of the individual pixels of the panel from the panel response values;a memory configured to store the set of status values; andusing said status values to compensate individual pixels in the display panel for at least one of ageing and non-uniformity.
  • 12. The apparatus of claim 11, further comprising a correction module coupled to the pixel driver configured to generate a set of correction signals corresponding to the status values.
  • 13. The apparatus of claim 11, wherein the sensor is one of a current sensor configured to sense an OLED panel VDD current, an optical sensor configured to sense a light intensity of the OLED display, or a thermal sensor configured to sense a thermal value of the OLED display.
  • 14. The apparatus of claim 11, wherein a pattern is generated using at least one of a discrete cosine transformation and a wavelet transformation.
  • 15. The apparatus of claim 11, wherein the pattern generator is configured to discard a pattern that contributes less than a threshold amount to the matrix of status values.
  • 16. The apparatus of claim 11, wherein the pattern generator is configured to generate at least one pattern based on a principal component analysis.
  • 17. The apparatus of claim 16, wherein the pattern generator is configured to generate at the least one pattern through at least one of a predefined status pattern and a moving averaging of an input to the OLED display.
  • 18. The apparatus of claim 11, wherein the pixel driver is further configured to alternately drive the pixel driving transistors in a first operating position and a second operating position;the sequence of patterns includes patterns corresponding to each of the first operating position and the second operating position; andthe extraction module is further configured to extract status values representative of two discrete display characteristics.
  • 19. The apparatus of claim 18, wherein the first operating position and the second operating position are offset by an offset voltage.
  • 20. The apparatus of claim 18, wherein the two discrete display characteristics are driving transistor ageing and OLED pixel ageing.
Priority Claims (1)
Number Date Country Kind
2696778 Mar 2010 CA national
US Referenced Citations (615)
Number Name Date Kind
3506851 Polkinghorn et al. Apr 1970 A
3750987 Gobel Aug 1973 A
3774055 Bapat et al. Nov 1973 A
4090096 Nagami May 1978 A
4160934 Kirsch Jul 1979 A
4354162 Wright Oct 1982 A
4943956 Noro Jul 1990 A
4996523 Bell et al. Feb 1991 A
5134387 Smith et al. Jul 1992 A
5153420 Hack et al. Oct 1992 A
5170158 Shinya Dec 1992 A
5198803 Shie et al. Mar 1993 A
5204661 Hack et al. Apr 1993 A
5266515 Robb et al. Nov 1993 A
5278542 Smith et al. Jan 1994 A
5408267 Main Apr 1995 A
5489918 Mosier Feb 1996 A
5498880 Lee et al. Mar 1996 A
5557342 Eto et al. Sep 1996 A
5572444 Lentz et al. Nov 1996 A
5589847 Lewis Dec 1996 A
5619033 Weisfield Apr 1997 A
5648276 Hara et al. Jul 1997 A
5670973 Bassetti et al. Sep 1997 A
5691783 Numao et al. Nov 1997 A
5701505 Yamashita et al. Dec 1997 A
5714968 Ikeda Feb 1998 A
5723950 Wei et al. Mar 1998 A
5744824 Kousai et al. Apr 1998 A
5745660 Kolpatzik et al. Apr 1998 A
5748160 Shieh et al. May 1998 A
5758129 Gray et al. May 1998 A
5815303 Berlin Sep 1998 A
5835376 Smith et al. Nov 1998 A
5870071 Kawahata Feb 1999 A
5874803 Garbuzov et al. Feb 1999 A
5880582 Sawada Mar 1999 A
5903248 Irwin May 1999 A
5917280 Burrows et al. Jun 1999 A
5923794 McGrath et al. Jul 1999 A
5945972 Okumura et al. Aug 1999 A
5949398 Kim Sep 1999 A
5952789 Stewart et al. Sep 1999 A
5952991 Akiyama et al. Sep 1999 A
5982104 Sasaki et al. Nov 1999 A
5990629 Yamada et al. Nov 1999 A
6023259 Howard et al. Feb 2000 A
6069365 Chow et al. May 2000 A
6091203 Kawashima et al. Jul 2000 A
6097360 Holloman Aug 2000 A
6100868 Lee et al. Aug 2000 A
6144222 Ho Nov 2000 A
6177915 Beeteson et al. Jan 2001 B1
6229506 Dawson et al. May 2001 B1
6229508 Kane May 2001 B1
6246180 Nishigaki Jun 2001 B1
6252248 Sano et al. Jun 2001 B1
6259424 Kurogane Jul 2001 B1
6262589 Tamukai Jul 2001 B1
6268841 Cairns et al. Jul 2001 B1
6271825 Greene et al. Aug 2001 B1
6288696 Holloman Sep 2001 B1
6304039 Appelberg et al. Oct 2001 B1
6307322 Dawson et al. Oct 2001 B1
6310962 Chung et al. Oct 2001 B1
6320325 Cok et al. Nov 2001 B1
6323631 Juang Nov 2001 B1
6333729 Ha Dec 2001 B1
6356029 Hunter Mar 2002 B1
6373454 Knapp et al. Apr 2002 B1
6388653 Goto et al. May 2002 B1
6392617 Gleason May 2002 B1
6396469 Miwa et al. May 2002 B1
6414661 Shen et al. Jul 2002 B1
6417825 Stewart et al. Jul 2002 B1
6430496 Smith et al. Aug 2002 B1
6433488 Bu Aug 2002 B1
6437106 Stoner et al. Aug 2002 B1
6445369 Yang et al. Sep 2002 B1
6473065 Fan Oct 2002 B1
6475845 Kimura Nov 2002 B2
6501098 Yamazaki Dec 2002 B2
6501466 Yamagishi et al. Dec 2002 B1
6518962 Kimura et al. Feb 2003 B2
6522315 Ozawa et al. Feb 2003 B2
6525683 Gu Feb 2003 B1
6531827 Kawashima Mar 2003 B2
6535185 Kim et al. Mar 2003 B2
6542138 Shannon et al. Apr 2003 B1
6555420 Yamazaki Apr 2003 B1
6559839 Ueno et al. May 2003 B1
6580408 Bae et al. Jun 2003 B1
6580657 Sanford et al. Jun 2003 B2
6583398 Harkin Jun 2003 B2
6583775 Sekiya et al. Jun 2003 B1
6594606 Everitt Jul 2003 B2
6618030 Kane et al. Sep 2003 B2
6639244 Yamazaki et al. Oct 2003 B1
6668645 Gilmour et al. Dec 2003 B1
6677713 Sung Jan 2004 B1
6680580 Sung Jan 2004 B1
6686699 Yumoto Feb 2004 B2
6687266 Ma et al. Feb 2004 B1
6690000 Muramatsu et al. Feb 2004 B1
6690344 Takeuchi et al. Feb 2004 B1
6693388 Oomura Feb 2004 B2
6693610 Shannon et al. Feb 2004 B2
6694248 Smith et al. Feb 2004 B2
6697057 Koyama et al. Feb 2004 B2
6720942 Lee et al. Apr 2004 B2
6724151 Yoo Apr 2004 B2
6734636 Sanford et al. May 2004 B2
6738034 Kaneko et al. May 2004 B2
6738035 Fan May 2004 B1
6753655 Shih et al. Jun 2004 B2
6753834 Mikami et al. Jun 2004 B2
6756741 Li Jun 2004 B2
6756952 Decaux et al. Jun 2004 B1
6756958 Furuhashi et al. Jun 2004 B2
6771028 Winters Aug 2004 B1
6777712 Sanford et al. Aug 2004 B2
6777888 Kondo Aug 2004 B2
6781567 Kimura Aug 2004 B2
6788231 Hsueh Sep 2004 B1
6806497 Jo Oct 2004 B2
6806638 Lin et al. Oct 2004 B2
6806857 Sempel et al. Oct 2004 B2
6809706 Shimoda Oct 2004 B2
6815975 Nara et al. Nov 2004 B2
6828950 Koyama Dec 2004 B2
6853371 Miyajima et al. Feb 2005 B2
6858991 Miyazawa Feb 2005 B2
6859193 Yumoto Feb 2005 B1
6873117 Ishizuka Mar 2005 B2
6876346 Anzai et al. Apr 2005 B2
6885356 Hashimoto Apr 2005 B2
6900485 Lee May 2005 B2
6903734 Eu Jun 2005 B2
6909243 Inukai Jun 2005 B2
6909419 Zavracky et al. Jun 2005 B2
6911960 Yokoyama Jun 2005 B1
6911964 Lee et al. Jun 2005 B2
6914448 Jinno Jul 2005 B2
6919871 Kwon Jul 2005 B2
6924602 Komiya Aug 2005 B2
6937215 Lo Aug 2005 B2
6937220 Kitaura et al. Aug 2005 B2
6940214 Komiya et al. Sep 2005 B1
6943500 LeChevalier Sep 2005 B2
6947022 McCartney Sep 2005 B2
6954194 Matsumoto et al. Oct 2005 B2
6956547 Bae et al. Oct 2005 B2
6970149 Chung et al. Nov 2005 B2
6975142 Azami et al. Dec 2005 B2
6975332 Arnold et al. Dec 2005 B2
6995510 Murakami et al. Feb 2006 B2
6995519 Arnold et al. Feb 2006 B2
7023408 Chen et al. Apr 2006 B2
7027015 Booth, Jr. et al. Apr 2006 B2
7027078 Reihl Apr 2006 B2
7034793 Sekiya et al. Apr 2006 B2
7038392 Libsch et al. May 2006 B2
7057359 Hung et al. Jun 2006 B2
7057588 Asano et al. Jun 2006 B2
7061451 Kimura Jun 2006 B2
7064733 Cok et al. Jun 2006 B2
7071932 Libsch et al. Jul 2006 B2
7088051 Cok Aug 2006 B1
7088052 Kimura Aug 2006 B2
7102378 Kuo et al. Sep 2006 B2
7106285 Naugler Sep 2006 B2
7112820 Change et al. Sep 2006 B2
7113864 Smith et al. Sep 2006 B2
7116058 Lo et al. Oct 2006 B2
7119493 Fryer et al. Oct 2006 B2
7122835 Ikeda et al. Oct 2006 B1
7127380 Iverson et al. Oct 2006 B1
7129914 Knapp et al. Oct 2006 B2
7164417 Cok Jan 2007 B2
7193589 Yoshida et al. Mar 2007 B2
7224332 Cok May 2007 B2
7227519 Kawase et al. Jun 2007 B1
7245277 Ishizuka Jul 2007 B2
7248236 Nathan et al. Jul 2007 B2
7259737 Ono et al. Aug 2007 B2
7262753 Tanghe et al. Aug 2007 B2
7274363 Ishizuka et al. Sep 2007 B2
7310092 Imamura Dec 2007 B2
7315295 Kimura Jan 2008 B2
7317434 Lan et al. Jan 2008 B2
7321348 Cok et al. Jan 2008 B2
7327357 Jeong Feb 2008 B2
7333077 Koyama et al. Feb 2008 B2
7339560 Sun Mar 2008 B2
7343243 Smith et al. Mar 2008 B2
7355574 Leon et al. Apr 2008 B1
7358941 Ono et al. Apr 2008 B2
7368868 Sakamoto May 2008 B2
7411571 Huh Aug 2008 B2
7414600 Nathan et al. Aug 2008 B2
7423617 Giraldo et al. Sep 2008 B2
7466166 Date et al. Dec 2008 B2
7474285 Kimura Jan 2009 B2
7495501 Iwabuchi et al. Feb 2009 B2
7502000 Yuki et al. Mar 2009 B2
7515124 Yaguma et al. Apr 2009 B2
7528812 Tsuge et al. May 2009 B2
7535449 Miyazawa May 2009 B2
7554512 Steer Jun 2009 B2
7569849 Nathan et al. Aug 2009 B2
7576718 Miyazawa Aug 2009 B2
7580012 Kim et al. Aug 2009 B2
7589707 Chou Sep 2009 B2
7595776 Hashimoto et al. Sep 2009 B2
7604718 Zhang et al. Oct 2009 B2
7609239 Chang Oct 2009 B2
7612745 Yumoto et al. Nov 2009 B2
7619594 Hu Nov 2009 B2
7619597 Nathan et al. Nov 2009 B2
7633470 Kane Dec 2009 B2
7639211 Miyazawa Dec 2009 B2
7656370 Schneider et al. Feb 2010 B2
7683899 Hirakata et al. Mar 2010 B2
7688289 Abe et al. Mar 2010 B2
7760162 Miyazawa Jul 2010 B2
7800558 Routley et al. Sep 2010 B2
7808008 Miyake Oct 2010 B2
7847764 Cok et al. Dec 2010 B2
7859492 Kohno Dec 2010 B2
7859520 Kimura Dec 2010 B2
7868859 Tomida et al. Jan 2011 B2
7876294 Sasaki et al. Jan 2011 B2
7889159 Nathan et al. Feb 2011 B2
7903127 Kwon Mar 2011 B2
7920116 Woo et al. Apr 2011 B2
7924249 Nathan et al. Apr 2011 B2
7932883 Klompenhouwer et al. Apr 2011 B2
7944414 Shirasaki et al. May 2011 B2
7969390 Yoshida Jun 2011 B2
7978170 Park et al. Jul 2011 B2
7978187 Nathan et al. Jul 2011 B2
7989392 Crockett et al. Aug 2011 B2
7994712 Sung et al. Aug 2011 B2
7995008 Miwa Aug 2011 B2
8026876 Nathan et al. Sep 2011 B2
8049420 Tamura et al. Nov 2011 B2
8063852 Kwak et al. Nov 2011 B2
8077123 Naugler, Jr. Dec 2011 B2
8102343 Yatabe Jan 2012 B2
8115707 Nathan et al. Feb 2012 B2
8144081 Miyazawa Mar 2012 B2
8159007 Bama et al. Apr 2012 B2
8208084 Lin Jun 2012 B2
8223177 Nathan et al. Jul 2012 B2
8232939 Nathan et al. Jul 2012 B2
8242979 Anzai et al. Aug 2012 B2
8253665 Nathan et al. Aug 2012 B2
8259044 Nathan et al. Sep 2012 B2
8264431 Bulovic et al. Sep 2012 B2
8279143 Nathan et al. Oct 2012 B2
8319712 Nathan et al. Nov 2012 B2
8339386 Leon et al. Dec 2012 B2
20010002703 Koyama Jun 2001 A1
20010009283 Arao et al. Jul 2001 A1
20010024181 Kubota Sep 2001 A1
20010024186 Kane et al. Sep 2001 A1
20010026257 Kimura Oct 2001 A1
20010030323 Ikeda Oct 2001 A1
20010035863 Kimura Nov 2001 A1
20010040541 Yoneda et al. Nov 2001 A1
20010043173 Troutman Nov 2001 A1
20010045929 Prache Nov 2001 A1
20010052606 Sempel et al. Dec 2001 A1
20010052940 Hagihara et al. Dec 2001 A1
20020000576 Inukai Jan 2002 A1
20020011796 Koyama Jan 2002 A1
20020011799 Kimura Jan 2002 A1
20020012057 Kimura Jan 2002 A1
20020014851 Tai et al. Feb 2002 A1
20020018034 Ohki et al. Feb 2002 A1
20020030190 Ohtani et al. Mar 2002 A1
20020047565 Nara et al. Apr 2002 A1
20020052086 Maeda May 2002 A1
20020067134 Kawashima Jun 2002 A1
20020080108 Wang Jun 2002 A1
20020084463 Sanford et al. Jul 2002 A1
20020101172 Bu Aug 2002 A1
20020105279 Kimura Aug 2002 A1
20020117722 Osada et al. Aug 2002 A1
20020122308 Ikeda Sep 2002 A1
20020140712 Ouchi et al. Oct 2002 A1
20020158587 Komiya Oct 2002 A1
20020158666 Azami et al. Oct 2002 A1
20020158823 Zavracky et al. Oct 2002 A1
20020167474 Everitt Nov 2002 A1
20020171613 Goto et al. Nov 2002 A1
20020180369 Koyama Dec 2002 A1
20020180721 Kimura et al. Dec 2002 A1
20020181276 Yamazaki Dec 2002 A1
20020186214 Siwinski Dec 2002 A1
20020190924 Asano et al. Dec 2002 A1
20020190971 Nakamura et al. Dec 2002 A1
20020195967 Kim et al. Dec 2002 A1
20020195968 Sanford et al. Dec 2002 A1
20030001828 Asano Jan 2003 A1
20030020413 Oomura Jan 2003 A1
20030030603 Shimoda Feb 2003 A1
20030043088 Booth et al. Mar 2003 A1
20030057895 Kimura Mar 2003 A1
20030058226 Bertram et al. Mar 2003 A1
20030062524 Kimura Apr 2003 A1
20030062844 Miyazawa Apr 2003 A1
20030063081 Kimura et al. Apr 2003 A1
20030071821 Sundahl et al. Apr 2003 A1
20030076048 Rutherford Apr 2003 A1
20030090445 Chen et al. May 2003 A1
20030090447 Kimura May 2003 A1
20030090481 Kimura May 2003 A1
20030095087 Libsch May 2003 A1
20030098829 Chen et al. May 2003 A1
20030107560 Yumoto et al. Jun 2003 A1
20030107561 Uchino et al. Jun 2003 A1
20030111966 Mikami et al. Jun 2003 A1
20030112205 Yamada Jun 2003 A1
20030112208 Okabe et al. Jun 2003 A1
20030117348 Knapp et al. Jun 2003 A1
20030122474 Lee Jul 2003 A1
20030122745 Miyazawa Jul 2003 A1
20030122747 Shannon et al. Jul 2003 A1
20030122813 Ishizuki et al. Jul 2003 A1
20030128199 Kimura Jul 2003 A1
20030142088 LeChevalier Jul 2003 A1
20030151569 Lee et al. Aug 2003 A1
20030156101 Le Chevalier Aug 2003 A1
20030156104 Morita Aug 2003 A1
20030169241 LeChevalier Sep 2003 A1
20030169247 Kawabe et al. Sep 2003 A1
20030174152 Noguchi Sep 2003 A1
20030179626 Sanford et al. Sep 2003 A1
20030185438 Osawa et al. Oct 2003 A1
20030189535 Matsumoto et al. Oct 2003 A1
20030197663 Lee et al. Oct 2003 A1
20030210256 Mori et al. Nov 2003 A1
20030214465 Kimura Nov 2003 A1
20030227262 Kwon Dec 2003 A1
20030230141 Gilmour et al. Dec 2003 A1
20030230980 Forrest et al. Dec 2003 A1
20030231148 Lin et al. Dec 2003 A1
20040004589 Shih Jan 2004 A1
20040032382 Cok et al. Feb 2004 A1
20040041750 Abe Mar 2004 A1
20040066357 Kawasaki Apr 2004 A1
20040070557 Asano et al. Apr 2004 A1
20040070565 Nayar et al. Apr 2004 A1
20040090186 Kanauchi et al. May 2004 A1
20040090400 Yoo May 2004 A1
20040095297 Libsch et al. May 2004 A1
20040100427 Miyazawa May 2004 A1
20040108518 Jo Jun 2004 A1
20040129933 Nathan et al. Jul 2004 A1
20040135749 Kondakov et al. Jul 2004 A1
20040140982 Pate Jul 2004 A1
20040145547 Oh Jul 2004 A1
20040150592 Mizukoshi et al. Aug 2004 A1
20040150594 Koyama et al. Aug 2004 A1
20040150595 Kasai Aug 2004 A1
20040155841 Kasai Aug 2004 A1
20040160516 Ford Aug 2004 A1
20040171619 Libsch et al. Sep 2004 A1
20040174347 Sun et al. Sep 2004 A1
20040174349 Libsch Sep 2004 A1
20040174354 Ono et al. Sep 2004 A1
20040178743 Miller et al. Sep 2004 A1
20040183759 Stevenson et al. Sep 2004 A1
20040189627 Shirasaki et al. Sep 2004 A1
20040196275 Hattori Oct 2004 A1
20040227697 Mori Nov 2004 A1
20040239596 Ono et al. Dec 2004 A1
20040239696 Okabe Dec 2004 A1
20040251844 Hashido et al. Dec 2004 A1
20040252085 Miyagawa Dec 2004 A1
20040252089 Ono et al. Dec 2004 A1
20040256617 Yamada et al. Dec 2004 A1
20040257313 Kawashima et al. Dec 2004 A1
20040257353 Imamura et al. Dec 2004 A1
20040257355 Naugler Dec 2004 A1
20040263437 Hattori Dec 2004 A1
20040263444 Kimura Dec 2004 A1
20040263445 Inukai et al. Dec 2004 A1
20040263541 Takeuchi et al. Dec 2004 A1
20050007355 Miura Jan 2005 A1
20050007357 Yamashita et al. Jan 2005 A1
20050007392 Kasai et al. Jan 2005 A1
20050017650 Fryer et al. Jan 2005 A1
20050024081 Kuo et al. Feb 2005 A1
20050024393 Kondo et al. Feb 2005 A1
20050030267 Tanghe et al. Feb 2005 A1
20050052379 Waterman Mar 2005 A1
20050057459 Miyazawa Mar 2005 A1
20050057484 Diefenbaugh et al. Mar 2005 A1
20050057580 Yamano et al. Mar 2005 A1
20050067970 Libsch et al. Mar 2005 A1
20050067971 Kane Mar 2005 A1
20050068270 Awakura Mar 2005 A1
20050068275 Kane Mar 2005 A1
20050073264 Matsumoto Apr 2005 A1
20050083270 Miyazawa Apr 2005 A1
20050083323 Suzuki et al. Apr 2005 A1
20050088103 Kageyama et al. Apr 2005 A1
20050110420 Arnold et al. May 2005 A1
20050110727 Shin May 2005 A1
20050110807 Chang May 2005 A1
20050123193 Lamberg et al. Jun 2005 A1
20050140598 Kim et al. Jun 2005 A1
20050140610 Smith et al. Jun 2005 A1
20050145891 Abe Jul 2005 A1
20050156831 Yamazaki et al. Jul 2005 A1
20050162079 Sakamoto Jul 2005 A1
20050168416 Hashimoto et al. Aug 2005 A1
20050179626 Yuki et al. Aug 2005 A1
20050179628 Kimura Aug 2005 A1
20050185200 Tobol Aug 2005 A1
20050200575 Kim et al. Sep 2005 A1
20050206590 Sasaki et al. Sep 2005 A1
20050212787 Noguchi et al. Sep 2005 A1
20050219184 Zehner et al. Oct 2005 A1
20050219188 Kawabe et al. Oct 2005 A1
20050243037 Eom et al. Nov 2005 A1
20050248515 Naugler et al. Nov 2005 A1
20050258867 Miyazawa Nov 2005 A1
20050269959 Uchino et al. Dec 2005 A1
20050269960 Ono et al. Dec 2005 A1
20050280615 Cok et al. Dec 2005 A1
20050280766 Johnson et al. Dec 2005 A1
20050285822 Reddy et al. Dec 2005 A1
20050285825 Eom et al. Dec 2005 A1
20060001613 Routley et al. Jan 2006 A1
20060007072 Choi et al. Jan 2006 A1
20060007249 Reddy et al. Jan 2006 A1
20060012310 Chen et al. Jan 2006 A1
20060012311 Ogawa Jan 2006 A1
20060022305 Yamashita Feb 2006 A1
20060027807 Nathan et al. Feb 2006 A1
20060030084 Young Feb 2006 A1
20060038750 Inoue et al. Feb 2006 A1
20060038758 Routley et al. Feb 2006 A1
20060038762 Chou Feb 2006 A1
20060066533 Sato et al. Mar 2006 A1
20060077077 Kwon Apr 2006 A1
20060077135 Cok et al. Apr 2006 A1
20060077142 Kwon Apr 2006 A1
20060082523 Guo et al. Apr 2006 A1
20060092185 Jo et al. May 2006 A1
20060097628 Suh et al. May 2006 A1
20060097631 Lee May 2006 A1
20060103611 Choi May 2006 A1
20060125408 Nathan et al. Jun 2006 A1
20060139253 Choi et al. Jun 2006 A1
20060145964 Park et al. Jul 2006 A1
20060149493 Sambandan et al. Jul 2006 A1
20060170623 Naugler, Jr. et al. Aug 2006 A1
20060176250 Nathan et al. Aug 2006 A1
20060191178 Sempel et al. Aug 2006 A1
20060208961 Nathan et al. Sep 2006 A1
20060208971 Deane Sep 2006 A1
20060209012 Hagood, IV Sep 2006 A1
20060214888 Schneider et al. Sep 2006 A1
20060221009 Miwa Oct 2006 A1
20060227082 Ogata et al. Oct 2006 A1
20060232522 Roy et al. Oct 2006 A1
20060244391 Shishido et al. Nov 2006 A1
20060244697 Lee et al. Nov 2006 A1
20060261841 Fish Nov 2006 A1
20060273997 Nathan et al. Dec 2006 A1
20060279481 Haruna et al. Dec 2006 A1
20060284801 Yoon et al. Dec 2006 A1
20060284895 Marcu et al. Dec 2006 A1
20060290614 Nathan et al. Dec 2006 A1
20060290618 Goto Dec 2006 A1
20070001937 Park et al. Jan 2007 A1
20070001939 Hashimoto et al. Jan 2007 A1
20070001945 Yoshida et al. Jan 2007 A1
20070008251 Kohno et al. Jan 2007 A1
20070008268 Park et al. Jan 2007 A1
20070008297 Bassetti Jan 2007 A1
20070035489 Lee Feb 2007 A1
20070035707 Margulis Feb 2007 A1
20070040773 Lee et al. Feb 2007 A1
20070040782 Woo et al. Feb 2007 A1
20070057873 Uchino et al. Mar 2007 A1
20070057874 Le Roy et al. Mar 2007 A1
20070063932 Nathan et al. Mar 2007 A1
20070069998 Naugler et al. Mar 2007 A1
20070075727 Nakano et al. Apr 2007 A1
20070076226 Klompenhouwer et al. Apr 2007 A1
20070080905 Takahara Apr 2007 A1
20070080906 Tanabe Apr 2007 A1
20070080908 Nathan et al. Apr 2007 A1
20070085801 Park et al. Apr 2007 A1
20070097038 Yamazaki et al. May 2007 A1
20070097041 Park et al. May 2007 A1
20070103419 Uchino et al. May 2007 A1
20070109232 Yamamoto et al. May 2007 A1
20070115221 Buchhauser et al. May 2007 A1
20070128583 Miyazawa Jun 2007 A1
20070164664 Ludwicki et al. Jul 2007 A1
20070164941 Park et al. Jul 2007 A1
20070182671 Nathan et al. Aug 2007 A1
20070236430 Fish Oct 2007 A1
20070236440 Wacyk et al. Oct 2007 A1
20070236517 Kimpe Oct 2007 A1
20070241999 Lin Oct 2007 A1
20070242008 Cummings Oct 2007 A1
20070273294 Nagayama Nov 2007 A1
20070285359 Ono Dec 2007 A1
20070290958 Cok Dec 2007 A1
20070296672 Kim et al. Dec 2007 A1
20080001525 Chao et al. Jan 2008 A1
20080001544 Murakami et al. Jan 2008 A1
20080030518 Higgins et al. Feb 2008 A1
20080036708 Shirasaki Feb 2008 A1
20080042942 Takahashi Feb 2008 A1
20080042948 Yamashita et al. Feb 2008 A1
20080043044 Woo et al. Feb 2008 A1
20080048951 Naugler et al. Feb 2008 A1
20080055134 Li et al. Mar 2008 A1
20080055209 Cok Mar 2008 A1
20080055211 Ogawa Mar 2008 A1
20080074360 Lu et al. Mar 2008 A1
20080074413 Ogura Mar 2008 A1
20080088549 Nathan et al. Apr 2008 A1
20080088648 Nathan et al. Apr 2008 A1
20080094426 Kimpe Apr 2008 A1
20080111766 Uchino et al. May 2008 A1
20080116787 Hsu et al. May 2008 A1
20080117144 Nakano et al. May 2008 A1
20080122819 Cho et al. May 2008 A1
20080129906 Lin et al. Jun 2008 A1
20080150845 Ishii et al. Jun 2008 A1
20080150847 Kim et al. Jun 2008 A1
20080158115 Cordes et al. Jul 2008 A1
20080158648 Cummings Jul 2008 A1
20080198103 Toyomura et al. Aug 2008 A1
20080211749 Weitbruch et al. Sep 2008 A1
20080228562 Smith et al. Sep 2008 A1
20080231558 Naugler Sep 2008 A1
20080231562 Kwon Sep 2008 A1
20080231625 Minami et al. Sep 2008 A1
20080231641 Miyashita Sep 2008 A1
20080252223 Toyoda et al. Oct 2008 A1
20080252571 Hente et al. Oct 2008 A1
20080259020 Fisekovic et al. Oct 2008 A1
20080265786 Koyama Oct 2008 A1
20080290805 Yamada et al. Nov 2008 A1
20080297055 Miyake et al. Dec 2008 A1
20090009459 Miyashita Jan 2009 A1
20090015532 Katayama et al. Jan 2009 A1
20090058772 Lee Mar 2009 A1
20090058789 Hung et al. Mar 2009 A1
20090109142 Takahara Apr 2009 A1
20090121988 Amo et al. May 2009 A1
20090121994 Miyata May 2009 A1
20090146926 Sung et al. Jun 2009 A1
20090153448 Tomida et al. Jun 2009 A1
20090153459 Han et al. Jun 2009 A9
20090160743 Tomida et al. Jun 2009 A1
20090174628 Wang et al. Jul 2009 A1
20090184901 Kwon Jul 2009 A1
20090195483 Naugler, Jr. et al. Aug 2009 A1
20090201230 Smith Aug 2009 A1
20090201281 Routley et al. Aug 2009 A1
20090206764 Schemmann et al. Aug 2009 A1
20090213046 Nam Aug 2009 A1
20090244046 Seto Oct 2009 A1
20090251486 Sakakibara et al. Oct 2009 A1
20090278777 Wang et al. Nov 2009 A1
20090289964 Miyachi Nov 2009 A1
20100004891 Ahlers et al. Jan 2010 A1
20010026725 Smith Feb 2010 A1
20100039422 Seto Feb 2010 A1
20100039451 Jung Feb 2010 A1
20100039453 Nathan et al. Feb 2010 A1
20100039458 Nathan et al. Feb 2010 A1
20100060911 Marcu et al. Mar 2010 A1
20100079419 Shibusawa Apr 2010 A1
20100165002 Ahn Jul 2010 A1
20100194670 Cok Aug 2010 A1
20100207920 Chaji et al. Aug 2010 A1
20100207960 Kimpe et al. Aug 2010 A1
20100225630 Levey et al. Sep 2010 A1
20100225634 Levey et al. Sep 2010 A1
20100251295 Amento et al. Sep 2010 A1
20100269889 Reinhold et al. Oct 2010 A1
20100277400 Jeong Nov 2010 A1
20100315319 Cok et al. Dec 2010 A1
20110050741 Jeong Mar 2011 A1
20110063197 Chung et al. Mar 2011 A1
20110069051 Nakamura et al. Mar 2011 A1
20110069089 Kopf et al. Mar 2011 A1
20110074750 Leon et al. Mar 2011 A1
20110149166 Botzas et al. Jun 2011 A1
20110199395 Nathan et al. Aug 2011 A1
20110227964 Chaji et al. Sep 2011 A1
20110273399 Lee Nov 2011 A1
20110293480 Mueller Dec 2011 A1
20120056558 Toshiya et al. Mar 2012 A1
20120062565 Fuchs et al. Mar 2012 A1
20120262184 Shen Oct 2012 A1
20120299978 Chaji Nov 2012 A1
20130027381 Nathan et al. Jan 2013 A1
20130057595 Nathan et al. Mar 2013 A1
20130112960 Chaji et al. May 2013 A1
20130135272 Park May 2013 A1
20130309821 Yoo et al. Nov 2013 A1
20130321671 Cote et al. Dec 2013 A1
Foreign Referenced Citations (166)
Number Date Country
729652 Jun 1997 AU
764896 Dec 2001 AU
1294034 Jan 1992 CA
2109951 Nov 1992 CA
2249592 Jul 1998 CA
2303302 Mar 1999 CA
2368386 Sep 1999 CA
2242720 Jan 2000 CA
2354018 Jun 2000 CA
2432530 Jul 2002 CA
2436451 Aug 2002 CA
2438577 Aug 2002 CA
2507276 Aug 2002 CA
2463653 Jan 2004 CA
2498136 Mar 2004 CA
2522396 Nov 2004 CA
2438363 Feb 2005 CA
2443206 Mar 2005 CA
2519097 Mar 2005 CA
2472671 Dec 2005 CA
2523841 Jan 2006 CA
2567076 Jan 2006 CA
2526782 Apr 2006 CA
2495726 Jul 2006 CA
2557713 Nov 2006 CA
2651893 Nov 2007 CA
2550102 Apr 2008 CA
2672590 Oct 2009 CA
2773699 Oct 2013 CA
1381032 Nov 2002 CN
1448908 Oct 2003 CN
1601594 Mar 2005 CN
1760945 Apr 2006 CN
1886774 Dec 2006 CN
102656621 Sep 2012 CN
202006007613 Sep 2006 DE
0158366 Oct 1985 EP
0478186 Apr 1992 EP
1028471 Aug 2000 EP
1111577 Jun 2001 EP
1130565 Sep 2001 EP
1 194 013 Mar 2002 EP
1321922 Jun 2003 EP
1 335 430 Aug 2003 EP
1372136 Dec 2003 EP
1 381 019 Jan 2004 EP
1418566 May 2004 EP
1429312 Jun 2004 EP
1439520 Jul 2004 EP
1450341 Aug 2004 EP
1465143 Oct 2004 EP
1469448 Oct 2004 EP
1473689 Nov 2004 EP
1517290 Mar 2005 EP
1 521 203 Apr 2005 EP
1594347 Nov 2005 EP
1784055 May 2007 EP
1854338 Nov 2007 EP
1879169 Jan 2008 EP
1879172 Jan 2008 EP
2 389 951 Dec 2003 GB
2 399 935 Sep 2004 GB
2 460 018 Nov 2009 GB
1272298 Oct 1989 JP
4042619 Feb 1992 JP
6314977 Nov 1994 JP
8340243 Dec 1996 JP
09090405 Apr 1997 JP
10-254410 Sep 1998 JP
11202295 Jul 1999 JP
11219146 Aug 1999 JP
11231805 Aug 1999 JP
11282419 Oct 1999 JP
2000056847 Feb 2000 JP
200081607 Mar 2000 JP
2001134217 May 2001 JP
2001195014 Jul 2001 JP
2002055654 Feb 2002 JP
200291376 Mar 2002 JP
2002514320 May 2002 JP
2002-278513 Sep 2002 JP
2002333862 Nov 2002 JP
2003-076331 Mar 2003 JP
2003099000 Apr 2003 JP
2003124519 Apr 2003 JP
2003173165 Jun 2003 JP
2003177709 Jun 2003 JP
2003186439 Jul 2003 JP
2003195809 Jul 2003 JP
2003271095 Sep 2003 JP
2003-308046 Oct 2003 JP
2003317944 Nov 2003 JP
2004004675 Jan 2004 JP
2004054188 Feb 2004 JP
2004145197 May 2004 JP
2004226960 Aug 2004 JP
2004287345 Oct 2004 JP
2005004147 Jan 2005 JP
2005057217 Mar 2005 JP
2005099715 Apr 2005 JP
2005258326 Sep 2005 JP
2005338819 Dec 2005 JP
200765015 Mar 2007 JP
2008102335 May 2008 JP
4158570 Oct 2008 JP
2004-0100887 Dec 2004 KR
342486 Oct 1998 TW
473622 Jan 2002 TW
485337 May 2002 TW
502233 Sep 2002 TW
538650 Jun 2003 TW
569173 Jan 2004 TW
1221268 Sep 2004 TW
1223092 Nov 2004 TW
200526065 Aug 2005 TW
1239501 Sep 2005 TW
200727247 Jul 2007 TW
WO 98-11554 Mar 1998 WO
WO 98-48403 Oct 1998 WO
9948079 Sep 1999 WO
WO 01-06484 Jan 2001 WO
0127910 Apr 2001 WO
WO 01-63587 Aug 2001 WO
WO 02-067327 Aug 2002 WO
WO 03-001496 Jan 2003 WO
03034389 Apr 2003 WO
03063124 Jul 2003 WO
WO 03-058594 Jul 2003 WO
WO 03-075256 Sep 2003 WO
WO 03-077231 Sep 2003 WO
2004003877 Jan 2004 WO
WO 2004-015668 Feb 2004 WO
WO 2004-025615 Mar 2004 WO
2004034364 Apr 2004 WO
WO 2004-047058 Jun 2004 WO
WO 2004-104975 Dec 2004 WO
2005022498 Mar 2005 WO
WO 2005-022500 Mar 2005 WO
WO 2005-029455 Mar 2005 WO
WO 2005-029456 Mar 2005 WO
2005055185 Jun 2005 WO
WO 2005055186 Jun 2005 WO
WO 2005-069267 Jul 2005 WO
WO 2006-000101 Jan 2006 WO
WO 2006-053424 May 2006 WO
2006063448 Jun 2006 WO
WO 2006-084360 Aug 2006 WO
WO 2006-128069 Nov 2006 WO
WO 2007-003877 Jan 2007 WO
WO 2007-079572 Jul 2007 WO
WO 2007-120849 Oct 2007 WO
WO 2008-290805 Nov 2008 WO
WO 2009-048618 Apr 2009 WO
WO 2009-055920 May 2009 WO
WO 2009-059028 May 2009 WO
WO 2009-127065 Oct 2009 WO
WO 2010-023270 Mar 2010 WO
WO 2010-066030 Jun 2010 WO
WO 2010-120733 Oct 2010 WO
WO 2011-041224 Apr 2011 WO
WO 2011-064761 Jun 2011 WO
WO 2011-067729 Jun 2011 WO
WO 2012-160424 Nov 2012 WO
WO 2012-160471 Nov 2012 WO
WO 2012-164474 Dec 2012 WO
WO 2012-164475 Dec 2012 WO
Non-Patent Literature Citations (155)
Entry
Lindsay I. Smith, “A tutorial on Principal Component Analysis,” Feb. 26, 2002, pp. 21-22.
Ahnood et al.: “Effect of threshold voltage instability on field effect mobility in thin film transistors deduced from constant current measurements”; dated Aug. 2009.
Alexander et al.: “Pixel circuits and drive schemes for glass and elastic AMOLED displays”; dated Jul. 2005 (9 pages).
Alexander et al.: “Unique Electrical Measurement Technology for Compensation, Inspection, and Process Diagnostics of AMOLED HDTV”; dated May 2010 (4 pages).
Arokia Nathan et al., “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1477-1486.
Ashtiani et al.: “AMOLED Pixel Circuit With Electronic Compensation of Luminance Degradation”; dated Mar. 2007 (4 pages).
Chaji et al.: “A Current-Mode Comparator for Digital Calibration of Amorphous Silicon AMOLED Displays”; dated Jul. 2008 (5 pages).
Chaji et al.: “A fast settling current driver based on the CCII for AMOLED displays”; dated Dec. 2009 (6 pages).
Chaji et al.: “A Low-Cost Stable Amorphous Silicon AMOLED Display with Full V˜T- and V˜O˜L˜E˜D Shift Compensation”; dated May 2007 (4 pages).
Chaji et al.: “A low-power driving scheme for a-Si:H active-matrix organic light-emitting diode displays”; dated Jun. 2005 (4 pages).
Chaji et al.: “A low-power high-performance digital circuit for deep submicron technologies”; dated Jun. 2005 (4 pages).
Chaji et al.: “A novel a-Si:H AMOLED pixel circuit based on short-term stress stability of a-Si:H TFTs”; dated Oct. 2005 (3 pages).
Chaji et al.: “A Novel Driving Scheme and Pixel Circuit for AMOLED Displays”; dated Jun. 2006 (4 pages).
Chaji et al.: “A novel driving scheme for high-resolution large-area a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “A Stable Voltage-Programmed Pixel Circuit for a-Si:H AMOLED Displays”; dated Dec. 2006 (12 pages).
Chaji et al.: “A Sub-μA fast-settling current-programmed pixel circuit for AMOLED displays”; dated Sep. 2007.
Chaji et al.: “An Enhanced and Simplified Optical Feedback Pixel Circuit for AMOLED Displays”; dated Oct. 2006.
Chaji et al.: “Compensation technique for DC and transient instability of thin film transistor circuits for large-area devices”; dated Aug. 2008.
Chaji et al.: “Driving scheme for stable operation of 2-TFT a-Si AMOLED pixel”; dated Apr. 2005 (2 pages).
Chaji et al.: “Dynamic-effect compensating technique for stable a-Si:H AMOLED displays”; dated Aug. 2005 (4 pages).
Chaji et al.: “Electrical Compensation of OLED Luminance Degradation”; dated Dec. 2007 (3 pages).
Chaji et al.: “eUTDSP: a design study of a new VLIW-based DSP architecture”; dated May 2003 (4 pages).
Chaji et al.: “Fast and Offset-Leakage Insensitive Current-Mode Line Driver for Active Matrix Displays and Sensors”; dated Feb. 2009 (8 pages).
Chaji et al.: “High Speed Low Power Adder Design With a New Logic Style: Pseudo Dynamic Logic (SDL)”; dated Oct. 2001 (4 pages).
Chaji et al.: “High-precision, fast current source for large-area current-programmed a-Si flat panels”; dated Sep. 2006 (4 pages).
Chaji et al.: “Low-Cost AMOLED Television with IGNIS Compensating Technology”; dated May 2008 (4 pages).
Chaji et al.: “Low-Cost Stable a-Si:H AMOLED Display for Portable Applications”; dated Jun. 2006 (4 pages).
Chaji et al.: “Low-Power Low-Cost Voltage-Programmed a-Si:H AMOLED Display”; dated Jun. 2008 (5 pages).
Chaji et al.: “Merged phototransistor pixel with enhanced near infrared response and flicker noise reduction for biomolecular imaging”; dated Nov. 2008 (3 pages).
Chaji et al.: “Parallel Addressing Scheme for Voltage-Programmed Active-Matrix OLED Displays”; dated May 2007 (6 pages).
Chaji et al.: “Pseudo dynamic logic (SDL): a high-speed and low-power dynamic logic family”; dated 2002 (4 pages).
Chaji et al.: “Stable a-Si:H circuits based on short-term stress stability of amorphous silicon thin film transistors”; dated May 2006 (4 pages).
Chaji et al.: “Stable Pixel Circuit for Small-Area High-Resolution a-Si:H AMOLED Displays”; dated Oct. 2008 (6 pages).
Chaji et al.: “Stable RGBW AMOLED display with OLED degradation compensation using electrical feedback”; dated Feb. 2010 (2 pages).
Chaji et al.: “Thin-Film Transistor Integration for Biomedical Imaging and AMOLED Displays”; dated 2008 (177 pages).
Jafarabadiashtiani et al.: “A New Driving Method for a-Si AMOLED Displays Based on Voltage Feedback”; dated 2005 (4 pages).
Joon-Chul Goh et al., “A New a-Si:H Thin-Film Transistor Pixel Circuit for Active-Matrix Organic Light-Emitting Diodes”, IEEE Electron Device Letters, vol. 24, No. 9, Sep. 2003, pp. 583-585.
Lee et al.: “Ambipolar Thin-Film Transistors Fabricated by PECVD Nanocrystalline Silicon”; dated 2006 (6 pages).
Ma E Y et al.: “organic light emitting diode/thin film transistor integration for foldable displays” dated Sep. 15, 1997(4 pages).
Matsueda y et al.: “35.1: 2.5-in. AMOLED with Integrated 6-bit Gamma Compensated Digital Data Driver”; dated May 2004.
Nathan A. et al., “Thin Film imaging technology on glass and plastic” ICM 2000, proceedings of the 12 international conference on microelectronics, dated Oct. 31, 2001 (4 pages).
Nathan et al.: “Backplane Requirements for Active Matrix Organic Light Emitting Diode Displays”; dated 2006 (16 pages).
Nathan et al.: “Call for papers second international workshop on compact thin-film transistor (TFT) modeling for circuit simulation”; dated Sep. 2009 (1 page).
Nathan et al.: “Driving schemes for a-Si and LTPS AMOLED displays”; dated Dec. 2005 (11 pages).
Nathan et al.: “Invited Paper: a -Si for AMOLED-Meeting the Performance and Cost Demands of Display Applications (Cell Phone to HDTV)”; dated 2006 (4 pages).
Philipp: “Charge transfer sensing” Sensor Review, vol. 19, No. 2, Dec. 31, 1999, 10 pages.
Rafati et al.: “Comparison of a 17 b multiplier in Dual-rail domino and in Dual-rail D L (D L) logic styles”; dated 2002 (4 pages).
Safavaian et al.: “Three-TFT image sensor for real-time digital X-ray imaging”; dated Feb. 2, 2006 (2 pages).
Safavian et al.: “3-TFT active pixel sensor with correlated double sampling readout circuit for real-time medical x-ray imaging”; dated Jun. 2006 (4 pages).
Safavian et al.: “A novel current scaling active pixel sensor with correlated double sampling readout circuit for real time medical x-ray imaging”; dated May 2007 (7 pages).
Safavian et al.: “A novel hybrid active-passive pixel with correlated double sampling CMOS readout circuit for medical x-ray imaging”; dated May 2008 (4 pages).
Safavian et al.: “Self-compensated a-Si:H detector with current-mode readout circuit for digital X-ray fluoroscopy”; dated Aug. 2005 (4 pages).
Safavian et al.: “TFT active image sensor with current-mode readout circuit for digital x-ray fluoroscopy [5969D-82]”; dated Sep. 2005 (9 pages).
Stewart M. et al., “polysilicon TFT technology for active matrix oled displays” IEEE transactions on electron devices, vol. 48, No. 5, dated May 2001 (7 pages).
Vygranenko et al.: “Stability of indium-oxide thin-film transistors by reactive ion beam assisted deposition”; dated 2009.
Wang et al.: “Indium oxides by reactive ion beam assisted evaporation: From material study to device application”; dated Mar. 2009 (6 pages).
Yi He et al., “Current-Source a-Si:H Thin Film Transistor Circuit for Active-Matrix Organic Light-Emitting Displays”, IEEE Electron Device Letters, vol. 21, No. 12, Dec. 2000, pp. 590-592.
International Searching Authority Search Report, PCT/IB2011/051103, dated Jul. 8, 2011, 3 pages.
International Searching Authority Written Opinion, PCT/IB2011/051103, dated Jul. 8, 2011, 6 pages.
European Search Report, Application No. 1175571.0-1903, dated Mar. 19, 2014, 8 pages.
Chapter 3: Color Spaces Keith Jack: “Video Demystified: A Handbook for the Digital Engineer” 2001 Referex ORD-0000-00-00 USA EP040425529 ISBN: 1-878707-56-6 pp. 32-33.
Chapter 8: Alternative Flat Panel Display 1-25 Technologies; Willem den Boer: “Active Matrix Liquid Crystal Display: Fundamentals and Applications” 2005 Referex ORD-0000-00-00 U.K.; XP040426102 ISBN: 0-7506-7813-5 pp. 206-209 p. 208.
European Partial Search Report Application No. 12 15 6251.6 European Patent Office dated May 30, 2012 (7 pages).
European Patent Office Communication Application No. 05 82 1114 dated Jan. 11, 2013 (9 pages).
European Patent Office Communication with Supplemental European Search Report for EP Application No. 07 70 1644.2 dated Aug. 18, 2009 (12 pages).
European Search Report Application No. 10 83 4294.0-1903 dated Apr. 8, 2013 (9 pages).
European Search Report Application No. EP 05 80 7905 dated Apr. 2, 2009 (5 pages).
European Search Report Application No. EP 05 82 1114 dated Mar. 27, 2009 (2 pages).
European Search Report Application No. EP 10 17 5764 dated Oct. 18, 2010 (2 pages).
European Search Report Application No. EP 10 82 9593.2 European Patent Office dated May 17, 2013 (7 pages).
European Search Report Application No. EP 12 15 6251.6 European Patent Office dated Oct. 12, 2012 (18 pages).
European Search Report Application No. EP. 11 175 225.9 dated Nov. 4, 2011 (9 pages).
European Search Report for Application No. EP 01 11 22313 dated Sep. 14, 2005 (4 pages).
European Search Report for Application No. EP 04 78 6661 dated Mar. 9, 2009.
European Search Report for Application No. EP 05 75 9141 dated Oct. 30, 2009 (2 pages).
European Search Report for Application No. EP 05 81 9617 dated Jan. 30, 2009.
European Search Report for Application No. EP 06 70 5133 dated Jul. 18, 2008.
European Search Report for Application No. EP 06 72 1798 dated Nov. 12, 2009 (2 pages).
European Search Report for Application No. EP 07 71 0608.6 dated Mar. 19, 2010 (7 pages).
European Search Report for Application No. EP 07 71 9579 dated May 20, 2009.
European Search Report for Application No. EP 07 81 5784 dated Jul. 20, 2010 (2 pages).
European Search Report for Application No. EP 10 16 6143, dated Sep. 3, 2010 (2 pages).
European Search Report for Application No. EP 10 83 4294.0-1903, dated Apr. 8, 2013, (9 pages).
European Search Report for Application No. PCT/CA2006/000177 dated Jun. 2, 2006.
European Supplementary Search Report Application No. EP 09 80 2309 dated May 8, 2011 (14 pages).
European Supplementary Search Report Application No. EP 09 83 1339.8 dated Mar. 26, 2012 (11 pages).
European Supplementary Search Report for Application No. EP 04 78 6662 dated Jan. 19, 2007 (2 pages).
Extended European Search Report Application No. EP 06 75 2777.0 dated Dec. 6, 2010 (21 pages).
Extended European Search Report Application No. EP 09 73 2338.0 dated May 24, 2011 (8 pages).
Extended European Search Report Application No. EP 11 17 5223., 4 mailed Nov. 8, 2011 (8 pages).
Extended European Search Report Application No. EP 12 17 4465.0 European Patent Office dated Sep. 7, 2012 (9 pages).
Extended European Search Report for Application No. 11 73 9485.8 mailed Aug. 6, 2013(14 pages).
Extended European Search Report for Application No. EP 09 73 3076.5, mailed Apr. 27, (13 pages).
Extended European Search Report for Application No. EP 11 16 8677.0, mailed Nov. 29, 2012, (13 page).
Extended European Search Report for Application No. EP 11 19 1641.7 mailed Jul. 11, 2012 (14 pages).
Extended European Search Report for Application No. EP 14158051.4, mailed Jul. 29, 2014, (4 pages).
Fan et al. “LTPS—TFT Pixel Circuit Compensation for TFT Threshold Voltage Shift and IR-Drop on the Power Line for Amolded Displays” 5 pages copyright 2012.
Fossum, Eric R.. “Active Pixel Sensors: Are CCD's Dinosaurs?” SPIE: Symposium on Electronic Imaging. Feb. 1, 1993 (13 pages).
International Preliminary Report on Patentability for Application No. PCT/CA2005/001007 dated Oct. 16, 2006, 4 pages.
International Search Report Application No. PCT/CA2005/001844 dated Mar. 28, 2006 (2 pages).
International Search Report Application No. PCT/CA2006/000941 dated Oct. 3, 2006 (2 pages).
International Search Report Application No. PCT/CA2007/000013 dated May 7, 2007.
International Search Report Application No. PCT/CA2009/001049 mailed Dec. 7, 2009 (4 pages).
International Search Report Application No. PCT/CA2009/001769 dated Apr. 8, 2010.
International Search Report Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Jul. 28, 2009 (5 pages).
International Search Report Application No. PCT/IB2012/052651 5 pages dated Sep. 11, 2012.
International Search Report Application No. PCT/IB2013/059074, dated Dec. 18, 2013 (5 pages).
International Search Report for Application No. PCT/CA2004/001741 dated Feb. 21, 2005.
International Search Report for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (2 pages).
International Search Report for Application No. PCT/CA2005/001007 dated Oct. 18, 2005.
International Search Report for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (2 pages).
International Search Report for Application No. PCT/CA2007/000652 dated Jul. 25, 2007.
International Search Report for Application No. PCT/CA2009/000501, mailed Jul. 30, 2009 (4 pages).
International Search Report for Application No. PCT/IB2010/055481, dated Apr. 7, 2011, 3 pages.
International Search Report for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 5 pages.
International Search Report for Application No. PCT/IB2010/055541 filed Dec. 1, 2010, dated May 26, 2011; 5 pages.
International Search Report for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (6 pages).
International Search Report for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
International Search Report for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (3 pages).
International Search Report for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (4 pages).
International Search Report for Application No. PCT/IB2014/058244, Canadian Intellectual Property Office, dated Apr. 11, 2014; (6 pages).
International Search Report for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 23, 2014; (6 pages).
International Search Report for Application No. PCT/JP02/09668, mailed Dec. 3, 2002, (4 pages).
International Searching Authority Written Opinion Application No. PCT/CA2009/001769 dated Apr. 8, 2010 (8 pages).
International Searching Authority Written Opinion Application No. PCT/IB2010/002898 Canadian Intellectual Property Office dated Mar. 30, 2011 (8 pages).
International Searching Authority Written Opinion Application No. PCT/IB2010/055481 dated Apr. 7, 2011 (6 pages).
International Searching Authority Written Opinion Application No. PCT/IB2012/052651 6 pages dated Sep. 11, 2012.
International Searching Authority Written Opinion Application No. PCT/IB2013/059074, dated Dec. 18, 2013 (8 pages).
International Written Opinion for Application No. PCT/CA2004/001742, Canadian Patent Office, dated Feb. 21, 2005 (5 pages).
International Written Opinion for Application No. PCT/CA2005/001897, mailed Mar. 21, 2006 (4 pages).
International Written Opinion for Application No. PCT/CA2009/000501 mailed Jul. 30, 2009 (6 pages).
International Written Opinion for Application No. PCT/IB2010/055486, Dated Apr. 19, 2011, 8 pages.
International Written Opinion for Application No. PCT/IB2010/055541, dated May 26, 2011; 6 pages.
International Written Opinion for Application No. PCT/IB2011/050502, dated Jun. 27, 2011 (7 pages).
International Written Opinion for Application No. PCT/IB2011/055135, Canadian Patent Office, dated Apr. 16, 2012 (5 pages).
International Written Opinion for Application No. PCT/IB2012/052372, mailed Sep. 12, 2012 (6 pages).
International Written Opinion for Application No. PCT/IB2013/054251, Canadian Intellectual Property Office, dated Sep. 11, 2013; (5 pages).
Kanicki, J., et al. “Amorphous Silicon Thin-Film Transistors Based Active-Matrix Organic Light-Emitting Displays.” Asia Display: International Display Workshops, Sep. 2001 (pp. 315-318).
Karim, K. S., et al. “Amorphous Silicon Active Pixel Sensor Readout Circuit for Digital Imaging.” IEEE: Transactions on Electron Devices. vol. 50, No. 1, Jan. 2003 (pp. 200-208).
Lee, Wonbok: “Thermal Management in Microprocessor Chips and Dynamic Backlight Control in Liquid Crystal Displays”, Ph.D. Dissertation, University of Southern California (124 pages), Aug. 2008.
Mendes E., et al. “A High Resolution Switch-Current Memory Base Cell.” IEEE: Circuits and Systems. vol. 2, Aug. 1999 (pp. 718-721).
Office Action in Japanese patent application No. JP2006-527247 dated Mar. 15, 2010. (8 pages).
Office Action in Japanese patent application No. JP2007-545796 dated Sep. 5, 2011. (8 pages).
Office Action in Japanese patent application No. JP2012-541612 dated Jul. 15, 2014. (3 pages).
Ono et al. “Shared Pixel Compensation Circuit for AM-OLED Displays” Proceedings of the 9th Asian Symposium on Information Display (ASID) pp. 462-465 New Delhi dated Oct. 8-12, 2006 (4 pages).
Partial European Search Report for Application No. EP 11 168 677.0, mailed Sep. 22, 2011 (5 pages).
Partial European Search Report for Application No. EP 11 19 1641.7, mailed Mar. 20, 2012 (8 pages).
Search Report for Taiwan Invention Patent Application No. 093128894 dated May 1, 2012. (1 page).
Search Report for Taiwan Invention Patent Application No. 94144535 dated Nov. 1, 2012. (1 page).
Singh, et al., “Current Conveyor: Novel Universal Active Block”, Samriddhi, S-JPSET vol. I, Issue 1, 2010, pp. 41-48 (12EPPT).
Smith, Lindsay I., “A tutorial on Principal Components Analysis,” dated Feb. 26, 2001 (27 pages).
Spindler et al., System Considerations for RGBW OLED Displays, Journal of the SID 14/1, 2006, pp. 37-48.
Written Opinion for Application No. PCT/IB2014/059753, Canadian Intellectual Property Office, dated Jun. 12, 2014 (6 pages).
Written Opinion for Application No. PCT/IB2014/060879, Canadian Intellectual Property Office, dated Jul. 17, 2014 (3 pages).
Yu, Jennifer “Improve OLED Technology for Display”, Ph.D. Dissertation, Massachusetts Institute of Technology, Sep. 2008 (151 pages).
Related Publications (1)
Number Date Country
20110227964 A1 Sep 2011 US