Joardar Et al.: "Cross-Talk Suppression With Concentric Guard Rings," Motorola Technical Developments, vol. 25, Jul. 1995, pp. 47, 48. |
"A Simple Approach to Modeling Cross-Talk in Integrated Circuits", Joardar, IEEE Journal of Solid State Circuits, vol. 29, No. 10, Oct. 1994, pp 1212-1219. |
"Experimental Results and Modeling Techniques For Substrate Noise in Mixed-Signal Integrated Circuits", Su, et al., IEEE Journal of Solid State Circuits, vol. 28, No. 4, Apr. 1993, pp 420-429. |
A Monolithic CMOS 10MHz DPLL for Burst-Mode Data Retiming, Jeff Sonntag & Robert Leonowich; ISSCC 90/Friday, Feb. 16, 1990/Continental Ballroom 1- 11:15 AM; IEEE pp. 194-195. |
A CMOS Analog Continuous-Time Delay Line with Adaptive Delay-Time Control, Klaas Bult & Hans Wallinga; IEEE vol. 23 No. 3, Jan. 1988; pp. 759-766. |
Precise Delay Generation Using Coupled Oscillators, John G. Maneatis & Mark A. Horowitz; IEEE; vol. 28, No. 12; Dec. 1993; pp. 1273-1282. |
An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops, Jorgen Christiansen; IEEE Journal of Solid-State Ckts. vol. 31, No. 7, Jul. 7, 1996, pp. 952-957. |
The Use of Stabilized CMOS Delay Lines for the Digitization of Short Time Intervals, Timo E. Rahkonen & Juha T. Kostamovaara; IEEE Journal of Solid-State Ckts. vol. 28, No. 8, Aug. 8, 1993; pp. 887-894. |
A Low-Cost High Performance CMOS Timing Vernier for ATE, Chapman et al., International Test Conference; paper 21.2 pp. 459-468. |
A Simple Approach to Modeling Cross-Talk in Integrated Circuits, Kuntal Joardar, IEEE Journal of Solid-State Ckts. vol. 29 No. 10 Oct. 94. pp 1212-1219. |
High Performance CMOS-Based VLSI Testers; Timing Control and Compensation, Jim Chapman; IEEE; International Test Conference Aug. 1992 pp. 59-67. |
Internal Oscillator Ring, Heuer, et al.; IBM Technical Disclosure Bulletin; vol. 19, No. 11, Apr. 1997 pp. 4331-4333. |
Integrated Pin Electronics for Automatic Test Equipment, Grace et al. Hewelett-Packard Journal; Oct. 94 pp. 42-50. |
Integrated Pin Electronics for a VLSI Test System, Branson et al., IEEE, 1988 International Test Conference paper 2.2 pp. 23-27. |
Design of PLL-Based Clock Generation Circuit, Jeong et al., IEEE Journal of Solid-State Ckts. vol. 22 No. 2 Apr. 87 pp. 255-261. |
Real Time Digital Signal Processing in a Mixed-Signal LSI Test System, Keita Gunji; Hewelett-Packard Journal Oct. 94, pp. 59-63. |
CMOS Programmable Delay Vernier, Goto et al. Hewelett Packard Journal, Oct. 94, pp. 51-58. |