Stauley Wolf, “Fully Recessed Oxide Locos Processes”, Silicon Processing for the VLSI Era, vol. 11, p. 28, 2.3. |
Chiu et al., “A Bird's Beak Free Local Oxidation Technology Feasible for VLSI Circuits Fabrication”, IEEE Transactions on Electron Devices, vol. ED-29, No. 4, 1982, pp. 536-540. |
Magdo et al., “Framed Recess Oxide Schme for Dislocation-Free' Planar Si Structures,”, Solid-State Science and Technology, vol. 125, No. 6, 1978, pp 932-936. |
Miura et al., “Residual Stress Measurement in Silicon Substrates after Thermal Oxidation”, JSME Int'l Journal, Series A, vol. 36, No. 3, 1993, pp. 302-308. |
Saito et al., “Development of a Stress Simulation Program for Semiconductor Devices Considering Their Fabricating Process”, Computational Mechanics '91, Proc. of Int. Conf. on Comp. Eng. Sci. 1991, pp. 880-883. |
Saito et al., “A Two-Dimensional Thermal Oxidation Simulator Using Visco-Elastic Stress Analysis”, IEDM, 1989, pp. 695-698. |