Claims
- 1. A method of performing short circuit detection on a plate structure in which a group of first electrical conductors are nominally electrically insulated from and, as viewed generally perpendicular to the plate structure, cross a group of second electrical conductors, the method comprising the steps of:moving a magnetic head over at least part of the first and second conductors to enable the head to sense changes in current-induced magnetic flux and to provide a head output signal indicative of any so-sensed changes in magnetic flux while a driving voltage that varies significantly with time in a prescribed manner is applied between the first conductors, on one hand, and the second conductors, on the other hand; evaluating the head output signal to produce current data indicative of how much, if any, current flows through each of at least part of the conductors; and examining the current data to determine whether there appears to be a short circuit defect at any location where one of the first conductors crosses one of the second conductors.
- 2. A method as in claim 1 wherein a location at which an identified one of the first conductors crosses an identified one of the second conductors is classified as having a relatively high probability of having a short circuit defect when each identified conductor is determined to carry sensed current sufficient in value for at least one short circuit defect.
- 3. A method as in claim 1 wherein the driving voltage varies with time in a generally periodic manner at approximately a selected frequency.
- 4. A method as in claim 3 wherein the selected frequency differs substantially from 60 Hz and 50 Hz.
- 5. A method as in claim 3 wherein the selected frequency is at least 70 Hz.
- 6. A method as in claim 1 wherein the plate structure is a baseplate structure of a flat-panel cathode-ray tube display.
- 7. A method as in claim 1 wherein, when a location at which an identified one of the first conductors crosses an identified one of the second conductors is determined to have a short circuit defect, the method further includes, subsequent to the examining step, the steps of:modifying the current data to subtract current of a selected short circuit value from sensed values of the currents flowing through the two identified conductors; and examining the modified current data to determine whether there appears to be a short circuit defect at any other location where one of the first conductors crosses one of the second conductors.
- 8. A method as in claim 7 wherein the plate structure is a baseplate structure of a flat-panel cathode-ray tube display.
- 9. A method as in claim 1 further including the step of optically inspecting a location which appears to have a short circuit defect to determine whether that location has physical characteristics of a short circuit defect.
- 10. A method as in claim 1 further including the step of performing a repair operation for removing any short circuit defect at a location which appears to have a short circuit defect.
- 11. A method as in claim 1 wherein the moving step entails moving the head over all of at least one of the groups of conductors.
- 12. A method as in claim 1 further including the step of measuring total current through the first conductors or through the second conductors, there appearing to be a short circuit defect at at least one location where one of the first conductors crosses one of the second conductors when the total current is sufficient in value for at least one short circuit defect.
CROSS REFERENCE TO RELATED APPLICATION
This is a division of U.S. patent application Ser. No. 08/903,022, filed Jul. 30, 1997, now U.S. Pat. No. 6,118,279. This is also related to Field, U.S. patent application Ser. No. 08/903,021, filed Jul. 30, 1997, now U.S. Pat. No. 6,107,806.
US Referenced Citations (25)
Foreign Referenced Citations (2)
Number |
Date |
Country |
31 11 393 A1 |
Sep 1982 |
DE |
56-154678 |
Nov 1981 |
JP |
Non-Patent Literature Citations (4)
Entry |
Ferguson et al, “CMOS Fault Extractor for Inductive Fault Analysis,” IEEE Transactions on Computer-Aided Design, vol. 7, No. 11, Nov. 1988, pp. 1181-1988. |
Maly et al, “Systematic Characterization of Physical Defects for Fault Analysis of MOS IC Cells,” Proc. Int'l. Test Conf., Oct. 18, 1984, pp. 390-399. |
Resnick et al, Physics for Students of Science and Engineering (John Wiley & Sons, 2nd ed.), 1963, pp. 780 and 780, (Month unavailable). |
Danker, “Current Probe for PCB Tracks”, Elektor Electronics, vol. 18, No. 206, Dec. 1, 1992, pp. 81-82. |