Measuring and controlling current consumption and output current of charge pumps

Information

  • Patent Grant
  • 7605579
  • Patent Number
    7,605,579
  • Date Filed
    Tuesday, November 21, 2006
    18 years ago
  • Date Issued
    Tuesday, October 20, 2009
    15 years ago
Abstract
The present invention is a method and apparatus for regulating current consumption and output current of a charge pump. According to some embodiments of the present invention, a first current coming into the charge pump and a second current coming into a driver of at least one of one or more stages of the charge pump is measured. A control loop may regulate one or more parameters of the charge pump and/or a load connected to the charge pump, such as by adjusting one or more of: a supply voltage; a stage's voltage; the stage's frequency and/or duty-cycle; and the number of stages.
Description
TECHNICAL FIELD

The present disclosure relates to charge pumps and, more particularly, to measuring and controlling of charge pumps input supply and output current during the operation of a charge pump.


BACKGROUND

A charge pump (CP) is an electronic circuit that uses capacitors as energy storage elements to create either a higher or lower voltage power source. Charge pump circuits are capable of high efficiencies, sometimes as high as 90-95% while being electrically simple circuits. A charge pump circuit is sometimes referred to as a “pipe”.


Charge pumps use some form of switching device(s), such as transistors, to control the connection of voltages to the capacitor. A capacitor is an electronic component that can store charges. For instance, to generate a higher voltage, the first stage involves the capacitor being connected across a voltage and charged up. In the second stage, the capacitor is disconnected from the original charging voltage and reconnected with its negative terminal to the original positive charging voltage. Because the capacitor retains the voltage across it (ignoring leakage effects) the positive terminal voltage is added to the original, effectively doubling the voltage. The pulsing nature of the higher voltage output is typically smoothed by the use of an output capacitor.


This is known as the “charge pumping action”, which typically operates at tens of MegaHertz (MHz) to minimize the amount of capacitance required. The capacitor used as the charge pump is typically known as the “flying capacitor”.


A common application for charge pump circuits is in integrated circuit (IC) level shifters where they are used to derive positive and negative voltages (often +10 V and −10 V) from a single 5 V, 3 V power supply rail or any other supply voltage. Charge pumps can also be used as drivers for LCDs (liquid crystal displays) or white LEDs (light emitting diodes), generating high bias voltages from a single low-voltage supply, such as a battery. Charge pumps are also used to generate high voltage (5 kv and up) for modern neon signs (older signs use a transformer).


Semiconductor non-volatile memories (NVM), such as erasable, programmable read only memory (EPROM), electrically erasable, programmable read only memory (EEPROM) and flash memories, typically require voltage values which are higher than a supply voltage reference (VDD), and lower than a ground voltage reference (GND). Such voltages are referred to as “overvoltages”. For example, the erasing operation of a non-volatile memory cell may requires a positive overvoltage equal to about 10 volts (V) as well as a negative overvoltage equal to −8V, both generated from a supply voltage reference VDD ranging between 1.8V and 5V and a ground voltage reference GND, that is conventionally equal to 0V. To generate these positive and negative overvoltages, charge pump (“CP”) circuits are typically utilized. These CP circuits are generally realized by cascading (connecting, one after another) a plurality (N) of “basic stages”.


Charge pumps may be a key component in Flash RAM (random access memory) devices. These devices may, for example, require a high voltage pulse to “clean out” any existing data in a particular memory cell before it can be written with a new value. Modern Flash RAMs generally operate at 1.8 or 3.3V, but may require about 10V to write.


For all kind of integrated circuits (ICs), and particularly for Flash and similar non-volatile memory (NVM) circuits, (called generally herein as “Flash” or “Flash Memory Circuits”) the average current consumption and supply peak current are important electrical parameters, limited by the product specification.


In Flash memory circuits, all internal voltages, which are higher than the supplied voltage, are usually generated by Charge Pump (CP) circuits.


Well-known and widely used charge pump (CP) circuits convert supply voltage power (Vsupply) to output high voltage power with power efficiency (η), where:

    • input low voltage power can be presented as a product of total charge pump (Icp_in) current consumption and applied supply voltage (Vsupply);
    • output high voltage power can be calculated as a product of output charge pump (Icp_out) current and output charge pump voltage (Vcp_out). Thus,

      η*Icp_in*Vsupply=Icp_out*Vcp_out  (1)


Icp_in is the total current delivered to the charge pump by the low voltage supply. If all stages of the charge pump are identical, and the voltage supply to the stage's phase drivers (see FIG. 1A) equals to Vsupply, the total charge pump current consumption can be calculated:

Icp_in=I1+N*I2.   (See equation (4), below).


In FIG. 1A, Iout (meaning Icp_out) and Vout (meaning Vcp_out) are presented.


and respectively,

Icp_in=1/η*Icp_out*Vcp_out/Vsupply  (2)


From equation (2) it is evident that charge pump (CP) current consumption (Icp_in) depends on the CP's efficiency (η), supply voltage (Vsupply) and output current (Icp_out) supplied to the load. Each of these parameters appears to depend to some extent on the process, temperature, and supply range, including the charge pump's load (Icp_out).


As a result of the possible variations of the above parameters, the current consumption of the charge pump (Icp_in) could exceed the limit of the average current and/or maximal peak current for a Flash memory circuit, as defined by specifications.


NROM Modes of Operation


The following table presents exemplary conditions for programming, erasing and reading a nitride read-only memory (NROM) cell. The program (PGM) operation may utilize channel hot electron (CHE) injection. The erase (ERS) mode of operation may utilize hot hole injection (HHI)









TABLE 1







Exemplary NROM Operating Conditions













Vs
Vg
Vd
Vb
time





















Program
+0.5
v
8-10
v
+4-5
v
0
v
0.1-1
μs


Erase
2
v
−7
v
5
v
0
v
100
us


Read
1.3
v
5
v
0
v
0
v
10-100
ns









From the table above, it is evident that Vg for the program operation may require a charge pump outputting an overvoltage. Generally, several NROM cells may be programmed at once, which demands capable and robust performance from a charge pump supplying the overvoltage.


Some examples of NROM memory cells may be found in commonly-owned U.S. Pat. Nos. 5,768,192 and 6,011,725, 6,649,972 and 6,552,387.


Some examples of methods of operation of NROM and similar arrays, such as algorithms related to programming, erasing, and/or reading such array, may be found in commonly-owned U.S. Pat. Nos. 6,215,148, 6,292,394 and 6,477,084.


Some examples of methods of operation for each segment or technological application, such as: fast programming methodologies in all flash memory segments, with particular focus on the data flash segment, smart programming algorithms in the code flash and EEPROM segments, and a single device containing a combination of data flash, code flash and/or EEPROM, may be found in commonly-owned U.S. Pat. Nos. 6,954,393 and 6,967,896.


A more complete description of NROM and similar cells and devices, as well as processes for their development may be found at “Non Volatile Memory Technology”, 2005 published by Saifun Semiconductor and materials presented at and through http://siliconnexus.com, both incorporated by reference herein in their entirety.


Glossary


Unless otherwise noted, or as may be evident from the context of their usage, any terms, abbreviations, acronyms or scientific symbols and notations used herein are to be given their ordinary meaning in the technical discipline to which the disclosure most nearly pertains. The following terms, abbreviations and acronyms may be used throughout the descriptions presented herein and should generally be given the following meaning unless contradicted or elaborated upon by other descriptions set forth herein. Some of the terms set forth below may be registered trademarks (®).















AC
short for alternating current, and sometimes written lower-



case as “ac”. Alternating current is voltage or current in a



circuit that is alternating in polarity at a set frequency, most



often 50 or 60 Hz, as typified by current coming out of



standard household wall sockets. The “other” type of



current that we are familiar with is Direct Current (DC),



typified by current coming out of standard household



batteries.


Capacitor
usually abbreviated “C”. A capacitor is a device that stores



energy in an electric field created between a pair of con-



ductors on which equal but opposite electric charges have



been placed. A capacitor is occasionally referred to using



the older term condenser. The amount of charge which can



be stored by a capacitor is measured in Farads (F).



Capacitors resist changes in voltage, and are an essential



component in (for example) power supplies for filtering out



unwanted AC noise from a DC signal. A capacitor can



release the energy that it has stored.


Charge
A power supply which uses capacitors to store and transfer


Pump
energy to the output, often stepping the voltage up or down.



Charge is transferred from one capacitor to another under



control of regulator and switching circuitry.


CMOS
short for complementary metal oxide semiconductor.



CMOS consists of n-channel and p-channel MOS tran-



sistors. Due to very low power consumption and dissipation



as well minimization of the current in “off” state CMOS is



a very effective device configuration for implementation of



digital functions. CMOS is a key device in state-of-the-art



silicon microelectronics.



CMOS Inverter: A pair of two complementary transistors (a



p-channel and an n-channel) with the source of the



n-channel transistor connected to the drain of the p-channel



one and the gates connected to each other. The output



(drain of the p-channel transistor) is high whenever the



input (gate) is low and the other way round. The CMOS



inverter is the basic building block of CMOS digital



circuits.



NMOS: n-channel CMOS.



PMOS: p-channel CMOS.


comparator
A comparator, or “voltage comparator” is an amplifier



which is configured to compare the magnitude of the



voltages at its two inputs (+IN and −IN). The



comparator outputs a “high” level if +IN > −IN, or a



“low” level if +IN < −IN. A voltage comparator can be



considered to be a 1-bit ADC (Analog-to-Digital



Converter).


Current
usually abbreviated “i”, or “I”. Electric current is by



definition the flow of electric charge. The SI unit of electric



current is the ampere (A, or simply “amp”), which is equal



to a flow of one coulomb of charge per second. In semi-



conductor devices, current is often a number of milliamps



(mA). There are 1000 milliamps to an amp. By way of



analogy, a large river represents a lot of current, a small



river represents a small amount of current. The speed at



which the river is flowing is analogous to voltage,



which exerts a pressure to move the water. Power, is



related to the pressure and the volume.


DC
short for direct current, and sometimes written lowercase as



“dc”. An example of direct current is the current supplied



by 1.5 volt batteries for common appliances, such as



for a flashlight.


Diode
A two-terminal semiconductor device that allows current to



flow in one direction only; an essential component used in



power supplies to convert ac into dc (a process



called rectification)


Duty-Cycle
The ratio (or averaged ratio) between the time phase where



a signal is considered active and the time phase where the



signal is considered non-active.


EEPROM
short for electrically erasable, programmable read only



memory. EEPROMs have the advantage of being able to



selectively erase any part of the chip without the need



to erase the entire chip and without the need to remove



the chip from the circuit. The minimum erase unit is 1 Byte



and more typically a full Page. While an erase and rewrite



of a location appears nearly instantaneous to the user, the



write process is usually slightly slower than the read



process; the chip can usually be read at full system speeds.


EPROM
short for erasable, programmable read only memory.



EPROM is a memory cell in which information (data) can



be erased and replaced with new information (data).


FET
short for field effect transistor. The FET is a transistor that



relies on an electric field to control the shape and



hence the conductivity of a “channel” in a semiconductor



material. FETs are sometimes used as voltage-controlled



resistors. The terminals of FETs are called gate,



drain and source.


Flash
Flash memory is a form of non-volatile memory


memory
(EEPROM) that can be electrically erased and



reprogrammed. Flash memory architecture allows multiple



memory locations to be erased or written in one



programming operation.


Frequency
usually abbreviated “F”. Frequency refers to the number of



times per second that a signal (or wave) alternates (or



oscillates), typically from positive to negative and back



again, and is expressed in Hertz (Hz). Sometimes,



frequency is expressed in cycles per second (cps). 1 cps =



1 Hz. Exemplary sound waves which a human ear can hear



are from a few Hz up to about 20,000 Hz. The electro-



magnetic wave corresponding to the visible color red has a



frequency of 428,570 GHz (gigahertz).


Kirchhoff's
Kirchhoff's circuit laws are a pair of laws that deal with the


law
conservation of charge and energy in electrical circuits, and



were first described in 1845 by Gustav Kirchhoff. Widely



used in electrical engineering, they are also called



Kirchhoff's rules or simply Kirchhoff's laws.



Kirchhoff's Current Law: also called Kirchhoff's first law,



Kirchhoff's point rule, Kirchhoff's junction rule, and



Kirchhoff's first rule. This law states that at any point in an



electrical circuit where charge density is not changing in



time, the sum of currents flowing towards that point is



equal to the sum of currents flowing away from that point.



Generally, in layman's terms, current out (Iout) equals



current in (Iin).



Kirchhoff's Voltage Law: also called also called



Kirchhoff's second law, Kirchhoff's loop rule, and



Kirchhoff's second rule. This law states that the directed



sum of the electrical potential differences around a circuit



must be zero. (Otherwise, it would be possible to build a



perpetual motion machine that passed a current in a circle



around the circuit.)


Micro-
A highly integrated chip that contains all of the components


controller
needed--a central processing unit (CPU), random access



memory (RAM), some form of read-only memory (ROM),



input/output ports, and timers--to control a system.



Unlike a general-purpose computer, which also includes



all of these components, a microcontroller is designed



for a very specific task-to control a particular system. As a



result, the parts can be simplified and reduced, which cuts



down on costs.


Micro-
(1) A central processing unit (CPU) fabricated on one or


processor
more chips, containing the basic arithmetic, logic, and



control elements of a computer that are required for



processing data; (2) An integrated circuit that accepts



coded instructions, executes the instructions received,



and delivers signals that describe its internal status. The



instructions may be entered or stored internally. Also called



“MPU” (microprocessor unit). Widely used as control



devices for household appliances, business machines, toys,



etc., as well as for microcomputers.


Ohm' Law
Ohm's law expresses a simple mathematical relationship



between voltage (abbreviated “V”, or “E”) and current



(abbreviated “I”), based on the resistance (abbreviated “R”)



of a conductor through which the current is flowing.



According to Ohms' law, E = I*R. To push a given



current through a conductor, when there is more resistance,



more voltage is needed. At a given voltage, more resistance



means that less current will flow through the conductor.


RAM
short for random access memory. RAM refers to data



storage formats and equipment that allow the stored data



to be accessed in any order - that is, at random, not just in



sequence. In contrast, other types of memory devices



(such as magnetic tapes, disks, and drums) can access



data on the storage medium only in a predetermined order



due to constraints in their mechanical design.


resistor
usually abbreviated “R”. A resistor is a two-terminal



electrical or electronic component that resists (impedes) the



flow of current, producing a voltage drop between its



terminals in accordance with Ohm's law (E = IR, or



I equals E over R). The electrical resistance is equal



to the voltage drop across the resistor divided by the current



that is flowing through the resistor. Resistors are used



as part of electrical networks and electronic circuits.


transistor
usually abbreviated “Q”. The transistor is a solid state



semiconductor device which can be used for amplification,



switching, voltage stabilization, signal modulation and



many other functions. It acts as a variable valve which,



based on its input voltage, controls the current it draws



from a connected voltage source. Transistors are made



either as separate components or as part of an integrated



circuit (IC). By way of analogy - the transistor functions



like a water tap. The water tap knob controls the flow of



the water. In transistors the control tap is called the Base



in BJT (Bipolar Junction Transistor), or Gate in FET (Field



Effect Transistor) or IGBT (Insulated Gate Bipolar



Transistor). Transistors control the flow of electronic



current.


voltage
usually abbreviated “V”, or lowercase “v”. Sometimes



abbreviated “E”. Voltage is measurement of the electro-



motive force in an electrical circuit or device expressed



in volts. It is often taught that voltage can be thought



of as being analogous to the pressure (rather than the



volume) of water in a waterline. Generally speaking,



voltage is the electrical “pressure” that causes



current to flow in a circuit.


SI units
The SI system of units defines seven SI base units:



fundamental physical units defined by an operational



definition, and other units which are derived from the



seven base units, including:



kilogram (kg), a fundamental unit of mass



second (s), a fundamental unit of time



meter, or metre (in), a fundamental unit of length



ampere (A), a fundamental unit of electrical current



kelvin (K), a fundamental unit of temperature



mole (mol), a fundamental unit of quantity of a substance



(based on number of atoms, molecules, ions, electrons or



particles, depending on the substance)



candela (cd), a fundamental unit luminous intensity



degrees Celsius (° C.), a derived unit of temperature.



t ° C. = tK − 273.15



farad (F), a derived unit of electrical capacitance



henry (H), a derived unit of inductance



hertz (Hz), a derived unit of frequency



ohm (Ω), a derived unit of electrical resistance, impedance,



reactance



radian (rad), a derived unit of angle (there are 2π radians



in a circle)



volt (V), a derived unit of electrical potential (electromotive



force)



watt (W), a derived unit of power


Voltage
abbreviated v, or V. A voltage can be positive or negative



(or zero). Usually, a negative voltage is preceded by a



minus sign (−). Sometimes a positive voltage is preceded



by a plus sign (+), or no sign at all. A number of voltages



are relevant with regard to operating a memory cell, and



are typically designated by the capital letter “V”,



followed by another letter or letters.



Some exemplary voltages for NVM (such as NROM)



memory cells are:










Vt
short for threshold voltage



Vs
short for source voltage



Vd
short for drain voltage



Vg
short for gate voltage



Vds
the potential difference between source and drain




(or drain and source)



Vdp
short for drain potential



Vb
short for bulk (or substrate) voltage. sometimes




written Vsub



Vbi
short for built-in potential (n+ to p− typically ~1 V)



Vbl
short for bitline voltage. (the bitline may function




as source or drain)



Vwl
short for wordline voltage (which typically is




the same as Vg)










BRIEF DESCRIPTION (SUMMARY)

It is a general object of embodiments of the present disclosure to provide techniques for measuring and controlling both the current consumption and the output current of a charge pump circuit.


According to an embodiment of the disclosure, generally, current consumption (Icp_in) for the charge pump is kept under defined limits. Current consumption is measured during operation of the charge pump, and based on the measured results, to adjust the charge pump's parameters and/or the charge pump' load (Icp_out).


According to an embodiment of the disclosure, a method of measuring and controlling current consumption (Icp_in) and output current (load current, Icp_out) of a charge pump (CP) having one or more stages, comprises: measuring a first current (I1) coming into the charge pump; and measuring a second current (I2) coming into a driver for at least one of the one or more stages of the charge pump. The current may be controlled by using a control loop affecting one or more parameters of the charge pump and/or a load connected to the charge pump, such as decreasing or increasing the current consumption (Icp_in) by adjusting one or more of: a supply voltage (Vsupply); a stage's voltage (Vφ); the stage's frequency and/or duty-cycle; and the number (N) of stages, or by controlling the current consumption (Icp_in) by adjusting a load connected to the output of the charge pump pipe. The first and second currents may be measured using a resistive path, such as a resistor. The first current may be compared to a first reference current. The second current may be compared to a second reference current. The measured voltages may be compared to reference voltages to control operation of the charge pump. A load connected to the charge pump may comprises non-volatile memory cells, and the charge pump may be implemented on a same integrated circuit (IC) chip as the memory cells.


According to an embodiment of the disclosure, a method of controlling operation of a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number of stages and a number of phases, and an output (Vout, Iout), comprises: measuring current consumption (Icp_in) in the charge pump pipe; and decreasing or increasing the current consumption (Icp_in) by adjusting one or more of: a supply voltage (Vsupply); a stage's voltage (Vφ); the stage's frequency and/or duty-cycle; the number (N) of stages; and adjusting a load connected to the output of the charge pump pipe.


According to an embodiment of the disclosure, apparatus for controlling operation of a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number of stages, and an output (Vout, Iout), comprises: means for measuring current consumption (Icp_in) in the charge pump pipe; and means for decreasing or increasing the current consumption (Icp_in) by adjusting one or more of: a supply voltage (Vsupply); a stage's voltage (Vφ); the stage's frequency and/or duty-cycle; the number (N) of stages; and adjusting a load connected to the output of the charge pump pipe. Each stage may comprise a switch (S) and a capacitor (C). The means for measuring current consumption (Icp_in) may comprise means for measuring a first current (I1) coming into the charge pump; and means for measuring a second current (I2) coming into a driver (drv1) for a given stage of the charge pump.


According to an embodiment of the disclosure, apparatus for controlling operation of a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number (N) of stages, each stage having a driver (drv), and an output (Vout, Iout), comprises: means for measuring a first current (I1) coming into the charge pump; and means measuring a second current (I2) coming into a driver for at least one of the one or more stages of the charge pump. The apparatus may comprise means for controlling the current consumption and/or output current of the charge pump using a control loop affecting one or more parameters of the charge pump and/or a load connected to the charge pump. The apparatus may comprise means for comparing the first current to a first reference current; and means for comparing the second current to a second reference current. The apparatus may comprise means for controlling the current consumption by adjusting one or more of: a supply voltage (Vsupply); a stage's voltage (Vφ); the stage's frequency and/or duty-cycle; and the number (N) of stages; and adjusting a load connected to the output of the charge pump pipe.





BRIEF DESCRIPTION OF THE DRAWINGS

Reference will be made in detail to embodiments of the disclosure, examples of which may be illustrated in the accompanying drawing figures (FIGS). The figures are intended to be illustrative, not limiting. Although the disclosure is generally described in the context of these embodiments, it should be understood that it is not intended to limit the disclosure to these particular embodiments. Elements of the figures may (or may not) be numbered as follows. The most significant digits (hundreds) of the reference number correspond to the figure number. For example, elements of FIG. 1 are typically numbered in the range of 100-199, and elements of FIG. 2 are typically numbered in the range of 200-299. Similar elements throughout the figures may be referred to by similar reference numerals. For example, the element 199 in FIG. 1 may be similar (and possibly identical) to the element 299 in FIG. 2. Throughout the figures, each of a plurality of elements 199 may be referred to individually as 199a, 199b, 199c, etc. Such relationships, if any, between similar elements in the same or different figures will become apparent throughout the specification, including, if applicable, in the claims and abstract.


(Throughout the descriptions set forth in this disclosure, lowercase numbers or letters may be used, instead of subscripts. For example Vg could be written Vg. Generally, lowercase is preferred to maintain uniform font size.) Regarding the use of subscripts (in the drawings, as well as throughout the text of this document), sometimes a character (letter or numeral) is written as a subscript—smaller, and lower than the character (typically a letter) preceding it, such as “Vs” (source voltage) or “H2O” (water). For consistency of font size, such acronyms may be written in regular font, without subscripting, using uppercase and lowercase—for example “Vs” and “H2O”.


Conventional electronic components may be labeled with conventional schematic-style references comprising a letter (such as A, C, Q, R) indicating the type of electronic component (such as amplifier, capacitor, transistor, resistor, respectively) followed by a number indicating the iteration of that element (such as “1” meaning a first of typically several of a given type of electronic component). Components such as resistors and capacitors typically have two terminals, which may be referred to herein as “ends”. In some instances, “signals” are referred to, and reference numerals may point to lines that carry said signals. In the schematic diagrams, the various electronic components are connected to one another, as shown. Usually, lines in a schematic diagram which cross over one another and there is a dot at the intersection of the two lines are connected with one another, else (if there is no dot at the intersection) they are typically not connected with one another.



FIG. 1A is a schematic diagram of a conventional charge pump circuit with current distribution, according to the prior art.



FIG. 1B is a timing diagram related to the charge pump circuit of FIG. 1A.



FIG. 2A is a schematic diagram of a charge pump current measuring circuit, including a control circuit, in accordance with an embodiment of the disclosure.



FIG. 2B is a flowchart illustrating behavior of the control circuit of FIG. 2A, in accordance with an embodiment of the disclosure.





DETAILED DESCRIPTION

The disclosure is generally related to measuring current consumption in a charge pump and, also to controlling the operation of the charge pump. Also, a load can be adjusted based on the measurement of current consumption.


Charge pumps are a main cause for the Icc peak current during voltage transitions. In order to reduce Icc peak current of the chip, it is needed to reduce the charge pump Icc peak current during voltage transitions.


According to an embodiment of the disclosure, generally, a dedicated unit measures Vsupply (supply voltage reference) current to the charge pump and controls it by adjusting the output voltage level and/or load of the pump. An exemplary application for the charge pump is in conjunction with NVM memory, such as NROM, in the program and erase operation modes.


Generally, a charge pump output current measuring circuit monitors the charge pump output current changes and generates a logical signal when the output current level rises above a defined current limit. The logical signal is sent to a microcontroller which stops or adjusts the VOUT voltage rising ramp.



FIG. 1A illustrates, in simplified form, a conventional charge pump circuit (referred to as a “pipe”) having N stages (Stage 1, Stage 2 . . . Stage N) with current distribution in each branch, wherein:

    • I1 is the input current of the charge pump's pipe;
    • I2 is the Current of the Charge Pump's phase driver;
    • Iout is the output current of the Charge Pump's pipe;
    • φ1 is the first phase control;
    • φ2 is the second phase control;
    • 1 is the voltage supply of the first phase;
    • 2 is the voltage supply of the second phase;
    • N is the number of CP stages;
    • drv1 is the driver for Stage1;
    • drv2 is the driver for Stage2;
    • drvN is the driver for StageN;



FIG. 1A shows a charge pump circuit (pipe) having N stages, labelled “Stage 1”, “Stage2” . . . “Stage N”. The number (N) of charge pump stages may vary (N>=1), depending upon the necessary generated output voltage. If Vφ1=Vφ2=VφN, the charge pump's output voltage (Vout) may be expressed as follows:

Vout=Vφ*N+Vsupply  (3)


In an ideal case for N=1, unfiltered Vout=Vsupply+/−(plus or minus) Vφ. At the beginning, Vsupply (source) charges capacitor through the switch to the voltage level of Vsupply, then the switch closes and the phase signal (generated by driver, Vφ) boosts (or reduces) the capacitor's voltage to (Vsupply+/−Vφ).


The charge pump's number of stages (N) depends only on the required charge pump (CP) output voltage (Vout). N can be an odd number (1,3,5 . . . ) or an even number (2,4,6 . . . ).


The topology described in FIG. 1A is a simple and commonly used charge pump topology, and is useful for explaining how to measure and adjust its current consumption. As will be understood by one having skill in the art, a technique of an embodiment of the disclosures described herein may be partially or fully applicable to all charge pump topologies.



FIG. 1B is a timing diagram showing switching (control) signals A and B, and switching (control) signals φ1 and φ2 for Stage 1 and Stage 2, respectively, as may be supplied by a conventional control circuit (Conventional Control Circuit).


Generally, Non-overlapped phases are used to protect back current from a next stage (such as Stage 2) to a previous stage (such as Stage 1). For example, that the signal A goes from low to high only after the signal B goes from high to low. No overlapping of timing signals means no contention between the stages. Generally, the charge pump pipe of FIG. 1A only has two phases, φ1 and φ2, but more phases can also be used.


In case where only two phases, φ1 and φ2 are used, typically, a next stage (Stage 3) would have the same phase as Stage 1. The next stage (Stage 4) would have the same phase as Stage 2, and so forth. The last stage (Stage N) has a phase of either φ1 or φ2, depending on whether N is an odd (3,4,7,9 . . . ) or an even (4,6,8,10 . . . ) number.


The time relations of the switching (control) signals A, B, φ1 and φ2 depend on Charge Pump's stage topology, and for some kind of Charge Pump's stages topology, the control signals A, B, φ1 and φ2 can be overlapping.


As shown in FIG. 1A, each stage generally comprises a switch (S) and a capacitor (C). The switch is typically a solid state device, such as comprising a transistor. Stage 1 comprises a switch S1 and a capacitor C1. Switch S1 is controlled (turned off and on) by the switching (control) signal φ1. Stage 2 comprises a switch S2 and a capacitor C2. The switch S2 is controlled (switched on and off) by the switching (control) signal φ2. The switching (control) signals φ1 and φ2 are provided by a conventional control circuit (Conventional Control Circuit). The capacitors C1 and C2 (and CN) typically have the same value (as measured in farads).


As shown in FIG. 1A, each stage has a driver associated with it. Stage 1 has a driver (drv1), receiving a supply voltage Vφ1. The driver (drv1) is controlled (turned off and on) by a switching signal A which is provided by the conventional control circuit. Stage 2 has a driver (drv2), receiving a supply voltage Vφ2, which may or may not be equal to Vφ1. The driver (drv2) is controlled (turned off and on) by a switching signal B which is provided by the conventional control circuit. In some CP topologies, if stages receive the same control signal and supply voltage (e.g. A and Vφ1), they can share the same driver.


For purposes of this discussion, it is assumed (for descriptive clarity) that each of the stages are essentially identical to one another, and that all of the drivers (drv1, drv2 . . . drvN) are the same as one another, and that the current (I2) into each of the drivers is the same for each stage, as would be customary.


Generally speaking, the charge pump circuit (pipe) will be connected to a load (not shown), supplying an output current (Iout) at a voltage (Vout). The load may be an array of Flash memory cells, and it may be desired to operate (such as program or erase) several Flash memory cells at a time.


The charge pump's current consumption (Icp_in) can be expressed as:

Icp_in=I1+N*I2  (4)


Input current (I1) propagates through the charge pump's pipe to the output where

Iout=I1  (5)


Generally, when the first phase φ1 is active, the first capacitor C1 is charged by the input current I1 and accumulates a charge Q. Then during the second phase φ2 activity, the same charge Q is transferred to the next capacitor C2 through the switch S2, and so on through the stages of the charge pump.


If the charge pump's efficiency is 100% (η=1) the current of the phase driver branch, I2, is equal to I1.

I2=I1  (6)


The current I2 is related to I1. In a common case, the current I2=I1+I_parasitic, where I_parasitic is parasitic current of the capacitor and driver.


But for a more realistic case:

I2=μ*I1,  (7)

where μ (>=1) is a current inefficiency coefficient;


For simplifying the current measurement method of the present disclosure, the charge pump current consumption (Icp_in) can be calculated as:

Icp_in=I2*(N+1), with implemented error ε=(I2−I1)  (8)


The above equation (8) means that in order to measure the charge pump's current consumption it is necessary to measure first the current of the charge pump's phase (I2), and then to multiply it by (N+1).


Based on equation (5), the charge pump's output current (Iout) can be measured by measuring the input current (I1) of the charge pump's pipe. (Typically the charge pump's output current (Iout) would be measured from the output, but according to a technique of an embodiment of this disclosure, Iout can be measured from the input as well.)


Generally, a purpose of a technique of an embodiment of the disclosures disclosed herein is to measure current consumption, and the example of a simple charge pump (CP) having stages each comprising one switch (transistor) and one capacitor is given. In order to implement a technique of an embodiment of the disclosure, input current I1 to the pipeline is measured, using a suitable device such as (but not limited to) a resistor R1, and input current to the drivers is measured by a suitable device such as (but not limited to) a resistor R2. The resistors R1 and R2 are exemplary of “resistive paths” which are commonly used to measure current.



FIG. 2A illustrates a charge pump current measurement circuit, comprising a charge pump (CP) pipe each of N stages of the charge pump pipe comprising a switch (S) and a capacitor (C), each stage comprising its own driver (drv). The switches (S) receive timing (control) signals φ1 and φ2 from a control circuit (Control Circuit) and the driver (drv) receives timing (control) signals A and B from the control circuit (Control Circuit), as described hereinabove. The charge pump pipe has an input Vsupply supplying a current I1, and has an output providing Vout, Iout, in a manner similar to that of the charge pump pipe of FIG. 1A. The differences between the charge pump circuit of FIG. 2A and that of FIG. 1A will now be described.


In the charge pump pipe itself, means are provided for measuring input current I1, and said means may simply be a resistor R1 which will develop a measurable voltage drop, related to the resistance (in ohms) of the resistor R1, indicative of the current flowing through the resistor R1. Other means for measuring the input current may be employed, such as a transistor operating as a resistor, and circuits (passive and/or active) emulating a resistor. A voltage (Vmeas1) indicative of the input current I1 is provided to a selector (MUX), which is external to the charge pump pipe itself.


In a similar manner, means are provided for measuring driver current I2, and said means may simply be a resistor R2 which will develop a measurable voltage drop, related to the resistance (in ohms) of the resistor R2, indicative of the current flowing into the driver drv2. Other means for measuring the driver current may be employed, such as a transistor operating as a resistor, and circuits (passive and/or active) emulating a resistor. A voltage (Vmeas2) indicative of the current I2 is provided to the selector (MUX).


Reference voltage sources are provided and manipulated, external to the charge pump pipe itself. These include Vsupply (the same Vsupply which is supplying the charge pump pipe, and Vφ1 (the same voltage which is supplying the driver drv1).


The reference voltage Vsupply is provided through a resistor Rref1 and a current source Iref1, to provide a reference voltage Vref1. The driver supply voltage Vφ1 is provided through a resistor Rref2 and a current source Iref2, to provide a reference voltage Vref2.


At one of its inputs, the selector (MUX) receives the two measured voltages Vmeas1 and Vmeas2, and the selector (MUX) can output one of these measured voltages (Vmeas) to a first (−) input of a comparator (COMP).


At another of its inputs, the multiplexer (MUX) receives the two reference voltages Vref1 and Vref2, and the multiplexer (MUX) can output one of these reference voltages (Vref) to a second (+) input of a comparator (COMP).


Generally, the use of a selector (MUX) is simply a means to utilize one comparator, but if several comparators are used, then the use of the selector (MUX) may not be necessary. The selector (MUX) may be considered to be a multiplexer, partitioned as shown, so that any of the measured voltages (Vmeas1, Vmeas2) may be compared with any of the reference voltages (Vref1, Vref2).


The comparator (COMP) compares Vmeas with Vref, and provides output signal Vres to the control circuit (Control Circuit). The comparator output Vres=“1” if the charge pump current consumption (Icp_in) is too high. Otherwise, the comparator output Vres=“0”.



FIG. 2B illustrates the operation (behavior) of the Control Circuit (control loop) of FIG. 2A.


In a first step 222, Vmeas and Vref are compared (by the comparator COMP, as described above).


In a next step 224, it is determined whether Vres=“1” and, if not (NO), no changes to the operation of the charge pump pipe 228 or the charge pump's load 230 are made.


If Vres=1, this indicates that charge pump current consumption (Icp_in) is too high, and the following procedures 226 may be implemented, by the control circuit.


Charge pump current consumption (Icp_in) may be decreased by controlling (adjusting, typically decreasing, limiting) one or more parameters, such as (but not limited to):

  • a. Vsupply (the supply voltage)
  • b. Vφ (the phase's voltage)
  • c. the phase's (stage's) frequency and/or duty-cycle (this should be changed in FIG. 2B as well)
  • d. the number (N) of stages (if many stages, some can be “eliminated” by shorting)
  • e. adjusting the charge pump's (CP's) load.


The first four items (a-d) relate to controlling the operation of the charge pump pipe, itself. The last item (e) relates to controlling the load which is being driven by the charge pump pipe. Generally, only one (control the CP) or the other (control the load) will be controlled, but controlling both is also possible, and is within the scope of this disclosure.


Regarding controlling the load, it has been discussed hereinabove that the load may be NVM memory cells, such as NROM cells, in a mode of operation (such as program or erase) which require overvoltages supplied by the charge pump. Such a load may be adjusted by programming fewer memory cells in parallel, for example, 4 cells instead of 8, to match the capability of the charge pump. (Basically, increasing load of the charge pump improves its efficiency, but if charge pumps exceeds current consumption, limited by specification, there is no other way as to decrease the charge pump's load, for example, so efficiency may be sacrificed.)


“How It Works”


In FIG. 2A, the input current of the CP's pipe (I1) can be measured as the voltage drop on the resistor R1 (or other means for measuring voltage, as described above), according to the following equation.

Vmeas1=I1*R1  (9)


The current of the CP's phase driver (I2) can be measured as the voltage drop on the resistor R2, according to the following equation.

Vmeas2=I2*R2;  (10)


Means for measuring current, such as a resistor R2 can be placed on (current can be measured for, by generating a voltage drop across R2) each of the phase driver's branches, but can also be located only on each and every one of them, and/or on some of the phase drivers. (Typically, all of the phase drivers will be the same, and in FIG. 2A, there is shown a dedicated driver for each stage. Of course, there is an option to supply all odd stages by the driver drv1, and all even stages by the driver drv2, for example. In such a case, measured current I2 can be presented as product of current per one stage and number of supplied stages.)


This provides a number of measured voltages Vmeas1 and Vmeas2 for the phase drivers. (If all stages are identical, it doesn't matter which driver's current (I2) is measured. However, the disclosure is not limited to measuring only one current, because it is possible to measure all of the currents from all of the phase drivers and “average” them in one way or another.)


A number of reference voltages Vref1 and Vref2 are provided (generated), as follows (see lower left quadrant of FIG. 2A):

    • Vsupply, to ground, through a resistive path Rref1 and a constant current source (Iref1), to provide Vref1.
    • 1, to ground, through a resistive path Rref2 and constant current source (Iref2), to provide Vref2.


Reference voltages can readily be calculated as follows:

Vref1=Iref1*Rref1 and Vref2=Iref2*Rref2  (11)


Recall that Vmeas1 and Vmeas2 were measured as voltage drop on the resistors R1 and R2 respectively.


The two reference voltages Vref1 and Vref2 are connected to inputs of a multiplexer, or “selector” (MUX), functioning as a switch or selector, which will output only one of the references voltages, as Vref to a positive (+) input of a comparator (COMP). The two measured voltages (Vmeas1 and Vmeas2) are similarly connected to inputs of the multiplexer (MUX) which will output only one of the measured voltages, as Vmeas, to a negative (−) input of the comparator (COMP).


The comparator (COMP) will compare Vref and Vmeas, and output a simple logic signal Vres, which will be at one of two binary levels (such as “1” or “0”).


Until the currents through the resistors R1 and R2 do not exceed a certain level, measured voltages Vmeas1, Vmeas2 are higher than the reference voltages Vref1, Vref2 and the comparator (Comp) generates an output logic signal Vres=“0”.


Increasing the currents through resistors R1, R2 causes the voltage drops (E=IR) through these resistors to increase, and therefore the measured voltages Vmeas1,Vmeas2 to decrease. The output of the comparator (COMP) flips the state to Vres=“1”, if the measured voltages Vmeas1, Vmeas2 are lower than Vref1,Vref2 levels, respectively.


In order to measure the charge pump's output current (Iout), the first measured voltage Vmeas1, through voltage selector (MUX), is applied to the corresponding input of the comparator (COMP), as shown. The output of the comparator, Vres, is applied to a control circuit (Control Circuit), which controls some parameters of the Charge Pump and/or it's load, so that regulation is achieved. Thus, the charge pump's output current (Iout) can be calculated as:

Iout=I1=Iref1*Rref1/R1  (12)


Equation (12) is appropriate for the resistor-based current-measuring embodiment shown in the schematic of FIG. 2A. Using other current-measuring means, the concept remains the same—the measured current should be compared with some reference current. Usually, the charge pump's measured current may be in the range of a tenth of a milliamp and the reference current is in the range of a tenth of a microampere. The Rref/R ratio simply reflects the ratio between measured and reference currents. (See also equation (13), below.)


As noted above, the parameters of the CP that may be controlled include:

  • a. Vsupply (the supply voltage)
  • b. Vφ (the phase's voltage)
  • c. the phase's frequency and/or duty-cycle
  • d. the number (N) of stages (if many stages, some can be “eliminated” by shorting)
  • e. adjusting the CP's load.


In order to measure the CP current consumption (Icp_in) from the supply (Vsupply), Icp_in, the second measured voltage Vmeas2, through voltage selector (MUX), is applied to the corresponding (−) input of the comparator (COMP). The output of the comparator, Vres, is applied to the control circuit (Control Circuit), which controls some parameters of the Charge Pump and/or it's load, so that regulation is achieved. Thus, the CP's current consumption (Icp_in) can be calculated as:

Icp_in=(N+1)Iref2*Rref2/R2, with error ε=(I2−I1)  (13)


For practical purposes, this implemented error (ε) does not have significant impact on the current measurement result (for example, less than five percent, <5%).


If, for some application, the charge pump's current consumption (Icp_in) needs to be measured more accurately, there are several different ways to do so. As an example, it is possible to measure the input current of the charge pump's pipe (I1), and then, using it for error correction of the measurement of Icp_in.


For example, the accurate value of the CP current consumption can be calculated from equation (4):

Icp_in=I1+N*I2;

    • If, I1=Iref1*Rref1/R1 and I2=Iref2*Rref2/R2,
    • Then, Icp_in=Iref1*Rref1/R1+N*Iref2*Rref2/R2;


      The first part of this equation can be obtained by measuring the input current I1, and the second part by measuring the driver's current I2.


A technique of an embodiment of the disclosures described herein for measuring the current consumption of a charge pump and the output current of a charge pump may open new possibilities of improving Flash memory performance by adjusting (increasing) the load of the charge pump on the one hand, while not exceeding limits for average and peak currents on the other hand.


While a number of exemplary aspects and embodiments have been discussed above, those of skill in the art will recognize certain modifications, permutations, additions and sub-combinations thereof. It is therefore intended that the following appended claims and claims hereafter introduced be interpreted to include all such modifications, permutations, additions and sub-combinations.

Claims
  • 1. A method of operating a non-volatile memory device comprising: regulating a charge pump having one or more stages based on measuring current consumption (Icp_in) and output current (load current, Icp_out) of the charge pump (CP), wherein measuring includes: measuring a first current (I.sub.1) coming into the charge pump; andmeasuring a second current (I.sub.2) coming into a driver for at least one of the one or more stages of the charge pump.
  • 2. The method of claim 1, further comprising: controlling current consumption and/or output current of the charge pump using a control loop affecting one or more parameters of the charge pump and/or a load connected to the charge pump.
  • 3. The method of claim 1, further comprising: decreasing the current consumption (Icp_in) by adjusting one or more of:a. a supply voltage (Vsupply);b. a stage's voltage (V.phi.);c. the stage's frequency and/or duty-cycle; andd. the number (N) of stages.
  • 4. The method of claim 1, further comprising: decreasing the current consumption (Icp_in) by adjusting a load connected to the output of the charge pump pipe.
  • 5. The method of claim 1, further comprising: measuring the first current using a resistive path.
  • 6. The method of claim 1, further comprising: comparing the first current to a first reference current.
  • 7. The method of claim 5, further comprising: measuring the second current using a resistive path.
  • 8. The method of claim 7, further comprising: comparing the second current to a second reference current.
  • 9. The method of claim 8, further comprising: comparing the first current to a first reference current.
  • 10. The method of claim 1, further comprising: providing a first measured voltage (Vmeas1) indicative of the first current (I.sub.1);providing a second measured voltage (Vmeas2) indicative of the second current (I.sub.2);providing a first supply voltage (Vsupply) to an input of the charge pump;providing a second supply voltage (V.phi.1) to a driver of the charge pump;providing a first reference voltage (Vref1) based on the first supply voltage (Vsupply);providing a second reference voltage (Vref2) based on the second supply voltage (V.phi.1); andselectively comparing the measured voltages to the reference voltages to control operation of the charge pump.
  • 11. The method of claim 1, further comprising: wherein a load connected to the charge pump comprises non-volatile memory cells.
  • 12. The method of claim 11, further comprising: implementing the charge pump on a same integrated circuit (IC) chip as the memory cells.
  • 13. A method of controlling operation of a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number of stages, and an output (Vout, Iout), comprising: regulating the charge pump based on measuring current consumption (Icp_in) in the charge pump pipe and measuring a second current (I.sub.2) coming into a driver for at least one of the one or more stages of the charge pump; anddecreasing the current consumption (Icp_in) by adjusting one or more of:a. a supply voltage (Vsupply);b. a stage's voltage (V.phi.);c. the stage's frequency and/or duty-cycle;d. the number (N) of stages; ande. adjusting a load connected to the output of the charge pump pipe.
  • 14. A Non-Volatile Memory apparatus comprising: a control circuit for controlling operation of a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number of stages, and an output (Vout, Iout), said control circuit including means for measuring current consumption (Icp_in) in the charge pump pipe, and means for measuring a second current (I.sub.2) coming into a driver for at least one of the one or more stages of the charge pump, and means for decreasing or increasing the current consumption (Icp_in) by adjusting one or more of:a. a supply voltage (Vsupply);b. a stage's voltage (V.phi.);c. the stage's frequency and/or duty-cycle;d. the number (N) of stages; ande. adjusting a load connected to the output of the charge pump pipe.
  • 15. The apparatus of claim 14, wherein: each stage comprises a switch (S) and a capacitor (C).
  • 16. The apparatus of claim 14, wherein: the means for measuring current consumption (Icp_in) comprises:means for measuring a first current (I.sub.1) coming into the charge pump; andmeans for measuring a second current (I.sub.2) coming into a driver (drv1) for a given stage of the charge pump.
  • 17. A non-volatile memory apparatus comprising: A control circuit for a charge pump (CP) pipe having an input receiving a supply voltage (Vsupply), a number (N) of stages, each stage having a driver (drv), and an output (Vout, Iout), said control circuit comprising: means for measuring a first current (I.sub.1) coming into the charge pump; andmeans measuring a second current (I.sub.2) coming into a driver for at least one of the one or more stages of the charge pump.
  • 18. The apparatus of claim 17, further comprising: means for controlling the current consumption and/or output current of the charge pump using a control loop affecting one or more parameters of the charge pump and/or a load connected to the charge pump.
  • 19. The apparatus of claim 17, further comprising: means for comparing the first current to a first reference current; andmeans for comparing the second current to a second reference current.
  • 20. The apparatus of claim 17, further comprising: means for controlling the current consumption by adjusting one or more of:a. a supply voltage (Vsupply);b. a stage's voltage (V.phi.);c. the stage's frequency and/or duty-cycle; andd. the number (N) of stages; ande. a load connected to the output of the charge pump pipe.
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority from U.S. Provisional Patent Application No. 60/845,272 filed Sep. 18, 2006.

US Referenced Citations (619)
Number Name Date Kind
3881180 Gosney, Jr. Apr 1975 A
3895360 Cricchi et al. Jul 1975 A
3952325 Beale et al. Apr 1976 A
4016588 Ohya et al. Apr 1977 A
4017888 Christie et al. Apr 1977 A
4145703 Blanchard et al. Mar 1979 A
4151021 McElroy Apr 1979 A
4173766 Hayes Nov 1979 A
4173791 Bell Nov 1979 A
4247861 Hsu et al. Jan 1981 A
4257832 Schwabe et al. Mar 1981 A
4281397 Neal et al. Jul 1981 A
4306353 Jacobs et al. Dec 1981 A
4342102 Puar Jul 1982 A
4342149 Jacobs et al. Aug 1982 A
4360900 Bate Nov 1982 A
4373248 McElroy Feb 1983 A
4380057 Kotecha et al. Apr 1983 A
4388705 Sheppard Jun 1983 A
4389705 Sheppard Jun 1983 A
4404747 Collins Sep 1983 A
4435786 Tickle Mar 1984 A
4448400 Harari May 1984 A
4471373 Shimizu et al. Sep 1984 A
4494016 Ransom et al. Jan 1985 A
4507673 Aoyama Mar 1985 A
4521796 Rajkanan et al. Jun 1985 A
4527257 Cricchi Jul 1985 A
4586163 Koike Apr 1986 A
4613956 Paterson et al. Sep 1986 A
4630085 Koyama Dec 1986 A
4663645 Komori et al. May 1987 A
4665426 Allen et al. May 1987 A
4667217 Janning May 1987 A
4672409 Takei et al. Jun 1987 A
4725984 Ip et al. Feb 1988 A
4733105 Shin et al. Mar 1988 A
4742491 Liang et al. May 1988 A
4758869 Eitan et al. Jul 1988 A
4760555 Gelsomini et al. Jul 1988 A
4761764 Watanabe Aug 1988 A
4769340 Chang et al. Sep 1988 A
4780424 Holler et al. Oct 1988 A
4839705 Tigelaar et al. Jun 1989 A
4847808 Kobatake Jul 1989 A
4857770 Partovi et al. Aug 1989 A
4870470 Bass, Jr. et al. Sep 1989 A
4888735 Lee et al. Dec 1989 A
4916671 Ichiguchi Apr 1990 A
4941028 Chen et al. Jul 1990 A
4961010 Davis Oct 1990 A
4992391 Wang Feb 1991 A
5021999 Kohda et al. Jun 1991 A
5027321 Park Jun 1991 A
5029063 Lingstaedt et al. Jul 1991 A
5042009 Kazerounian et al. Aug 1991 A
5075245 Woo et al. Dec 1991 A
5081371 Wong Jan 1992 A
5086325 Schumann et al. Feb 1992 A
5094968 Schumann et al. Mar 1992 A
5104819 Freiberger et al. Apr 1992 A
5117389 Yiu May 1992 A
5120672 Mitchell et al. Jun 1992 A
5142495 Canepa Aug 1992 A
5142496 Van Buskirk Aug 1992 A
5159570 Mitchell et al. Oct 1992 A
5168334 Mitchell et al. Dec 1992 A
5172338 Mehrotra et al. Dec 1992 A
5175120 Lee Dec 1992 A
5204835 Eitan Apr 1993 A
5214303 Aoki May 1993 A
5237213 Tanoi Aug 1993 A
5241497 Komarek Aug 1993 A
5260593 Lee Nov 1993 A
5268861 Hotta Dec 1993 A
5276646 Kim et al. Jan 1994 A
5280420 Rapp Jan 1994 A
5289412 Frary et al. Feb 1994 A
5293563 Ohta Mar 1994 A
5295092 Hotta et al. Mar 1994 A
5295108 Higa Mar 1994 A
5305262 Yoneda Apr 1994 A
5311049 Tsuruta May 1994 A
5315541 Harari et al. May 1994 A
5324675 Hayabuchi Jun 1994 A
5334555 Sugiyama et al. Aug 1994 A
5335198 Van Buskirk et al. Aug 1994 A
5338954 Shimoji Aug 1994 A
5345425 Shikatani Sep 1994 A
5349221 Shimoji Sep 1994 A
5350710 Hong et al. Sep 1994 A
5352620 Komori et al. Oct 1994 A
5357134 Shimoji Oct 1994 A
5359554 Odake et al. Oct 1994 A
5361343 Kosonocky et al. Nov 1994 A
5366915 Kodama Nov 1994 A
5369615 Harari et al. Nov 1994 A
5375094 Naruke Dec 1994 A
5381374 Shiraishi et al. Jan 1995 A
5393701 Ko et al. Feb 1995 A
5394355 Uramoto et al. Feb 1995 A
5399891 Yiu et al. Mar 1995 A
5400286 Chu et al. Mar 1995 A
5402374 Tsuruta et al. Mar 1995 A
5412601 Sawada et al. May 1995 A
5414693 Ma et al. May 1995 A
5418176 Yang et al. May 1995 A
5418743 Tomioka et al. May 1995 A
5422844 Wolstenholme et al. Jun 1995 A
5424567 Chen Jun 1995 A
5424978 Wada et al. Jun 1995 A
5426605 Van Berkel et al. Jun 1995 A
5428621 Mehrotra et al. Jun 1995 A
5434825 Harari et al. Jul 1995 A
5436478 Bergemont et al. Jul 1995 A
5436481 Egawa et al. Jul 1995 A
5440505 Fazio et al. Aug 1995 A
5450341 Sawada et al. Sep 1995 A
5450354 Sawada et al. Sep 1995 A
5455793 Amin et al. Oct 1995 A
5467308 Chang et al. Nov 1995 A
5477499 Van Buskirk et al. Dec 1995 A
5495440 Asakura Feb 1996 A
5496753 Sakurai et al. Mar 1996 A
5508968 Collins et al. Apr 1996 A
5518942 Shrivastava May 1996 A
5521870 Ishikawa May 1996 A
5523251 Hong Jun 1996 A
5523972 Rashid et al. Jun 1996 A
5530803 Chang et al. Jun 1996 A
5534804 Woo Jul 1996 A
5537358 Fong Jul 1996 A
5544116 Chao et al. Aug 1996 A
5553018 Wang et al. Sep 1996 A
5553030 Tedrow et al. Sep 1996 A
5557221 Taguchi et al. Sep 1996 A
5557570 Iwahashi Sep 1996 A
5559687 Nicollini et al. Sep 1996 A
5563823 Yiu et al. Oct 1996 A
5566125 Fazio et al. Oct 1996 A
5568085 Eitan et al. Oct 1996 A
5579199 Kawamura et al. Nov 1996 A
5581252 Thomas Dec 1996 A
5583808 Brahmbhatt Dec 1996 A
5590068 Bergemont Dec 1996 A
5590074 Akaogi et al. Dec 1996 A
5592417 Mirabel Jan 1997 A
5596527 Tomioka et al. Jan 1997 A
5599727 Hakozaki et al. Feb 1997 A
5600586 Lee et al. Feb 1997 A
5604804 Micali Feb 1997 A
5606523 Mirabel Feb 1997 A
5608679 Mi et al. Mar 1997 A
5612642 McClintock Mar 1997 A
5617357 Haddad et al. Apr 1997 A
5619452 Miyauchi Apr 1997 A
5623438 Guritz et al. Apr 1997 A
5627790 Golla et al. May 1997 A
5633603 Lee May 1997 A
5636288 Bonneville et al. Jun 1997 A
5644531 Kuo et al. Jul 1997 A
5650959 Hayashi et al. Jul 1997 A
5654568 Nakao Aug 1997 A
5656513 Wang et al. Aug 1997 A
5657332 Auclair et al. Aug 1997 A
5661060 Gill et al. Aug 1997 A
5663907 Frayer et al. Sep 1997 A
5666365 Kostreski Sep 1997 A
5672959 Der Sep 1997 A
5675280 Nomura Oct 1997 A
5677867 Hazani Oct 1997 A
5677869 Fazio et al. Oct 1997 A
5683925 Irani et al. Nov 1997 A
5687201 McClellan et al. Nov 1997 A
5689459 Chang et al. Nov 1997 A
5694356 Wong et al. Dec 1997 A
5696929 Hasbun et al. Dec 1997 A
5708608 Park et al. Jan 1998 A
5712814 Fratin et al. Jan 1998 A
5712815 Bill et al. Jan 1998 A
5715193 Norman Feb 1998 A
5717581 Canclini Feb 1998 A
5717632 Richart et al. Feb 1998 A
5717635 Akatsu Feb 1998 A
5721781 Deo et al. Feb 1998 A
5726946 Yamagata et al. Mar 1998 A
5745410 Yiu et al. Apr 1998 A
5748534 Dunlap et al. May 1998 A
5751037 Aozasa et al. May 1998 A
5751637 Chen et al. May 1998 A
5754475 Bill et al. May 1998 A
5760445 Diaz Jun 1998 A
5760634 Fu Jun 1998 A
5768192 Eitan Jun 1998 A
5768193 Lee et al. Jun 1998 A
5771197 Kim Jun 1998 A
5774395 Richart et al. Jun 1998 A
5777919 Chi-Yung et al. Jul 1998 A
5781476 Seki et al. Jul 1998 A
5781478 Takeuchi et al. Jul 1998 A
5783934 Tran Jul 1998 A
5784314 Sali et al. Jul 1998 A
5787036 Okazawa Jul 1998 A
5793079 Georgescu et al. Aug 1998 A
5801076 Ghneim et al. Sep 1998 A
5805500 Campardo et al. Sep 1998 A
5808506 Tran Sep 1998 A
5812449 Song Sep 1998 A
5812456 Hull et al. Sep 1998 A
5812457 Arase Sep 1998 A
5815435 Van Tran Sep 1998 A
5822256 Bauer et al. Oct 1998 A
5825683 Chang et al. Oct 1998 A
5825686 Schmitt-Landsiedel et al. Oct 1998 A
5828601 Hollmer et al. Oct 1998 A
5834851 Ikeda et al. Nov 1998 A
5835935 Estakhri et al. Nov 1998 A
5836772 Chang et al. Nov 1998 A
5841700 Chang Nov 1998 A
5847441 Cutter et al. Dec 1998 A
5861771 Matsuda et al. Jan 1999 A
5862076 Eitan Jan 1999 A
5864164 Wen Jan 1999 A
5867429 Chen et al. Feb 1999 A
5870334 Hemink et al. Feb 1999 A
5870335 Khan et al. Feb 1999 A
5872848 Romney et al. Feb 1999 A
5875128 Ishizuka et al. Feb 1999 A
5877537 Aoki Mar 1999 A
5880620 Gitlin et al. Mar 1999 A
5886927 Takeuchi Mar 1999 A
RE36179 Shimoda Apr 1999 E
5892710 Fazio et al. Apr 1999 A
5903031 Yamada et al. May 1999 A
5910924 Tanaka et al. Jun 1999 A
5920226 Mimura Jul 1999 A
5920503 Lee et al. Jul 1999 A
5920507 Takeuchi et al. Jul 1999 A
5926409 Engh et al. Jul 1999 A
5930195 Komatsu et al. Jul 1999 A
5933366 Yoshikawa Aug 1999 A
5933367 Matsuo et al. Aug 1999 A
5936888 Sugawara Aug 1999 A
5940332 Artieri Aug 1999 A
5946258 Evertt et al. Aug 1999 A
5946558 Hsu Aug 1999 A
5949714 Hemink et al. Sep 1999 A
5949728 Liu et al. Sep 1999 A
5959311 Shih et al. Sep 1999 A
5963412 En Oct 1999 A
5963465 Eitan Oct 1999 A
5966603 Eitan Oct 1999 A
5969989 Iwahashi Oct 1999 A
5969993 Takeshima Oct 1999 A
5973373 Krautschneider et al. Oct 1999 A
5982666 Campardo Nov 1999 A
5986940 Atsumi et al. Nov 1999 A
5990526 Bez et al. Nov 1999 A
5991201 Kuo et al. Nov 1999 A
5991202 Derhacobian et al. Nov 1999 A
5991517 Harari et al. Nov 1999 A
5999444 Fujiwara et al. Dec 1999 A
5999494 Holzrichter Dec 1999 A
6000006 Bruce et al. Dec 1999 A
6005423 Schultz Dec 1999 A
6011715 Pasotti Jan 2000 A
6011725 Eitan Jan 2000 A
6018186 Hsu Jan 2000 A
6020241 You et al. Feb 2000 A
6028324 Su et al. Feb 2000 A
6030871 Eitan Feb 2000 A
6034403 Wu Mar 2000 A
6034896 Ranaweera et al. Mar 2000 A
6037627 Kitamura et al. Mar 2000 A
6040610 Noguchi et al. Mar 2000 A
6040996 Kong Mar 2000 A
6044019 Cernea et al. Mar 2000 A
6044022 Nachumovsky Mar 2000 A
6063666 Chang et al. May 2000 A
6064226 Earl May 2000 A
6064251 Park May 2000 A
6064591 Takeuchi et al. May 2000 A
6074916 Cappelletti Jun 2000 A
6075402 Ghilardelli Jun 2000 A
6075724 Li et al. Jun 2000 A
6078518 Chevallier Jun 2000 A
6081456 Dadashev Jun 2000 A
6084794 Lu et al. Jul 2000 A
6091640 Kawahara et al. Jul 2000 A
6094095 Murray et al. Jul 2000 A
6097639 Choi et al. Aug 2000 A
6107862 Mukainakano et al. Aug 2000 A
6108240 Lavi et al. Aug 2000 A
6108241 Chevallier Aug 2000 A
6117714 Beatty Sep 2000 A
6118207 Ormerod et al. Sep 2000 A
6118692 Banks Sep 2000 A
6122198 Haddad et al. Sep 2000 A
6128226 Eitan et al. Oct 2000 A
6128227 Kim Oct 2000 A
6130452 Lu et al. Oct 2000 A
6130572 Ghilardelli et al. Oct 2000 A
6130574 Bloch et al. Oct 2000 A
6133095 Eitan et al. Oct 2000 A
6134156 Eitan Oct 2000 A
6137718 Reisinger Oct 2000 A
6147904 Liron Nov 2000 A
6147906 Bill et al. Nov 2000 A
6148435 Bettman Nov 2000 A
6150800 Kinoshita et al. Nov 2000 A
6154081 Pakkala et al. Nov 2000 A
6156149 Cheung et al. Dec 2000 A
6157242 Fukui Dec 2000 A
6157570 Nachumovsky Dec 2000 A
6163048 Hirose et al. Dec 2000 A
6163484 Uekubo Dec 2000 A
6169691 Pasotti et al. Jan 2001 B1
6175519 Lu et al. Jan 2001 B1
6175523 Yang et al. Jan 2001 B1
6181597 Nachumovsky Jan 2001 B1
6181605 Hollmer et al. Jan 2001 B1
6185143 Perner et al. Feb 2001 B1
6188211 Rincon-Mora et al. Feb 2001 B1
6190966 Ngo et al. Feb 2001 B1
6192445 Rezvani Feb 2001 B1
6195196 Kimura et al. Feb 2001 B1
6198342 Kawai Mar 2001 B1
6201282 Eitan Mar 2001 B1
6201737 Hollmer et al. Mar 2001 B1
6205055 Parker Mar 2001 B1
6205056 Pan et al. Mar 2001 B1
6205059 Gutala et al. Mar 2001 B1
6208200 Arakawa Mar 2001 B1
6208557 Bergemont et al. Mar 2001 B1
6214666 Mehta Apr 2001 B1
6215148 Eitan Apr 2001 B1
6215697 Lu et al. Apr 2001 B1
6215702 Derhacobian et al. Apr 2001 B1
6218695 Nachumovsky Apr 2001 B1
6219277 Devin et al. Apr 2001 B1
6219290 Chang et al. Apr 2001 B1
6222762 Guterman et al. Apr 2001 B1
6222768 Hollmer et al. Apr 2001 B1
6233180 Eitan et al. May 2001 B1
6240032 Fukumoto May 2001 B1
6240040 Akaogi et al. May 2001 B1
6246555 Tham Jun 2001 B1
6252442 Malherbe Jun 2001 B1
6252799 Liu et al. Jun 2001 B1
6256231 Lavi et al. Jul 2001 B1
6261904 Pham et al. Jul 2001 B1
6265268 Halliyal et al. Jul 2001 B1
6266281 Derhacobian et al. Jul 2001 B1
6272047 Mihnea et al. Aug 2001 B1
6275414 Randolph et al. Aug 2001 B1
6281545 Liang et al. Aug 2001 B1
6282133 Nakagawa et al. Aug 2001 B1
6282145 Tran et al. Aug 2001 B1
6285246 Basu Sep 2001 B1
6285574 Eitan Sep 2001 B1
6285589 Kajitani Sep 2001 B1
6285614 Mulatti et al. Sep 2001 B1
6292394 Cohen et al. Sep 2001 B1
6297096 Boaz Oct 2001 B1
6297143 Foote et al. Oct 2001 B1
6297974 Ganesan et al. Oct 2001 B1
6304485 Harari et al. Oct 2001 B1
6307784 Hamilton et al. Oct 2001 B1
6307807 Sakui et al. Oct 2001 B1
6308485 Harari et al. Oct 2001 B1
6320786 Chang et al. Nov 2001 B1
6324094 Chevallier Nov 2001 B1
6326265 Liu et al. Dec 2001 B1
6330192 Ohba et al. Dec 2001 B1
6331950 Kuo et al. Dec 2001 B1
6335874 Eitan Jan 2002 B1
6335990 Chen et al. Jan 2002 B1
6337502 Eitan et al. Jan 2002 B1
6339556 Watanabe Jan 2002 B1
6343033 Parker Jan 2002 B1
6344959 Milazzo Feb 2002 B1
6346442 Aloni et al. Feb 2002 B1
6348381 Jong Feb 2002 B1
6348711 Eitan Feb 2002 B1
6351415 Kushnarenko Feb 2002 B1
6353356 Liu Mar 2002 B1
6353554 Banks Mar 2002 B1
6353555 Jeong Mar 2002 B1
6356062 Elmhurst et al. Mar 2002 B1
6356469 Roohparvar et al. Mar 2002 B1
6359501 Lin et al. Mar 2002 B2
6374337 Estakhri Apr 2002 B1
6385086 Mihara et al. May 2002 B1
6396741 Bloom et al. May 2002 B1
6400209 Matsuyama et al. Jun 2002 B1
6400607 Pasotti et al. Jun 2002 B1
6404290 Voo Jun 2002 B1
6407537 Antheunis Jun 2002 B2
6410388 Kluth et al. Jun 2002 B1
6417081 Thurgate Jul 2002 B1
6418506 Pashley et al. Jul 2002 B1
6424570 Le et al. Jul 2002 B1
6426898 Mihnea et al. Jul 2002 B1
6429063 Eitan Aug 2002 B1
6433624 Grossnickle et al. Aug 2002 B1
6436766 Rangarajan et al. Aug 2002 B1
6436768 Yang et al. Aug 2002 B1
6438031 Fastow Aug 2002 B1
6438035 Yamamoto et al. Aug 2002 B2
6440797 Wu et al. Aug 2002 B1
6442074 Hamilton et al. Aug 2002 B1
6445030 Wu et al. Sep 2002 B1
6448750 Shor et al. Sep 2002 B1
6449188 Fastow Sep 2002 B1
6449190 Bill Sep 2002 B1
6452438 Li Sep 2002 B1
6455896 Chou et al. Sep 2002 B1
6456528 Chen Sep 2002 B1
6456533 Hamilton et al. Sep 2002 B1
6456539 Nguyen et al. Sep 2002 B1
6458656 Park et al. Oct 2002 B1
6458677 Hopper et al. Oct 2002 B1
6469929 Kushnarenko et al. Oct 2002 B1
6469935 Hayashi Oct 2002 B2
6472706 Widdershoven et al. Oct 2002 B2
6477084 Eitan Nov 2002 B1
6477085 Kuo Nov 2002 B1
6490204 Bloom et al. Dec 2002 B2
6496414 Kasa et al. Dec 2002 B2
6504756 Gonzalez et al. Jan 2003 B2
6510082 Le et al. Jan 2003 B1
6512701 Hamilton et al. Jan 2003 B1
6519180 Tran et al. Feb 2003 B2
6519182 Derhacobian et al. Feb 2003 B1
6522585 Pasternak Feb 2003 B2
6525969 Kurihara et al. Feb 2003 B1
6528390 Komori et al. Mar 2003 B2
6529412 Chen et al. Mar 2003 B1
6532173 Lioka et al. Mar 2003 B2
6535020 Yin Mar 2003 B1
6535434 Maayan et al. Mar 2003 B2
6537881 Rangarjan et al. Mar 2003 B1
6538270 Randolph et al. Mar 2003 B1
6541816 Ramsbey et al. Apr 2003 B2
6552387 Eitan Apr 2003 B1
6555436 Ramsbey et al. Apr 2003 B2
6559500 Torii May 2003 B2
6562683 Wang et al. May 2003 B1
6566194 Ramsbey et al. May 2003 B1
6566699 Eitan May 2003 B2
6567303 Hamilton et al. May 2003 B1
6567312 Torii et al. May 2003 B1
6567316 Ohba et al. May 2003 B1
6570211 He et al. May 2003 B1
6574139 Kurihara Jun 2003 B2
6577514 Shor et al. Jun 2003 B2
6577532 Chevallier Jun 2003 B1
6577547 Ukon Jun 2003 B2
6583005 Hashimoto et al. Jun 2003 B2
6583007 Eitan Jun 2003 B1
6583479 Fastow et al. Jun 2003 B1
6584017 Maayan et al. Jun 2003 B2
6590811 Hamilton et al. Jul 2003 B1
6593606 Randolph et al. Jul 2003 B1
6594181 Yamada Jul 2003 B1
6608526 Sauer Aug 2003 B1
6608905 Muza et al. Aug 2003 B1
6614052 Zhang Sep 2003 B1
6614295 Tsuchi Sep 2003 B2
6614686 Kawamura Sep 2003 B1
6614690 Roohparvar Sep 2003 B2
6614692 Maayan et al. Sep 2003 B2
6617179 Kim Sep 2003 B1
6617215 Halliyal et al. Sep 2003 B1
6618290 Wang et al. Sep 2003 B1
6624672 Confaloneri et al. Sep 2003 B2
6627555 Eitan et al. Sep 2003 B2
6630384 Sun et al. Oct 2003 B1
6633496 Maayan et al. Oct 2003 B2
6633499 Eitan et al. Oct 2003 B1
6633956 Mitani Oct 2003 B1
6636440 Maayan et al. Oct 2003 B2
6639271 Zheng et al. Oct 2003 B1
6639837 Takano et al. Oct 2003 B2
6639844 Liu et al. Oct 2003 B1
6639849 Takahashi et al. Oct 2003 B2
6642148 Ghandehari et al. Nov 2003 B1
6642573 Halliyal et al. Nov 2003 B1
6642586 Takahashi Nov 2003 B2
6643170 Huang et al. Nov 2003 B2
6643177 Le et al. Nov 2003 B1
6643178 Kurihara Nov 2003 B2
6643181 Sofer et al. Nov 2003 B2
6645801 Ramsbey et al. Nov 2003 B1
6649972 Eitan Nov 2003 B2
6650568 Iijima Nov 2003 B2
6653190 Yang et al. Nov 2003 B1
6653191 Yang et al. Nov 2003 B1
6654296 Jang et al. Nov 2003 B2
6664588 Eitan Dec 2003 B2
6665769 Cohen et al. Dec 2003 B2
6670241 Kamal et al. Dec 2003 B1
6670669 Kawamura Dec 2003 B1
6674138 Halliyal et al. Jan 2004 B1
6677805 Shor et al. Jan 2004 B2
6680509 Wu et al. Jan 2004 B1
6686242 Willer et al. Feb 2004 B2
6690602 Le et al. Feb 2004 B1
6693483 Deml et al. Feb 2004 B2
6700818 Shappir et al. Mar 2004 B2
6717207 Kato Apr 2004 B2
6723518 Papsidero et al. Apr 2004 B2
6731542 Le et al. May 2004 B1
6738289 Gongwer et al. May 2004 B2
6744224 Ishii Jun 2004 B2
6744692 Shiota et al. Jun 2004 B2
6765259 Kim Jul 2004 B2
6768165 Eitan Jul 2004 B1
6781876 Forbes et al. Aug 2004 B2
6788579 Gregori et al. Sep 2004 B2
6791396 Shor et al. Sep 2004 B2
6794249 Palm et al. Sep 2004 B2
6794280 Chang Sep 2004 B2
6798699 Mihnea et al. Sep 2004 B2
6809573 Kim Oct 2004 B2
6818956 Kuo et al. Nov 2004 B2
6829172 Bloom et al. Dec 2004 B2
6831872 Matsuoka Dec 2004 B2
6836431 Chang Dec 2004 B2
6839280 Chindalore et al. Jan 2005 B1
6859028 Toner Feb 2005 B2
6870772 Nitta et al. Mar 2005 B1
6871258 Micheloni et al. Mar 2005 B2
6885585 Maayan et al. Apr 2005 B2
6885590 Zheng et al. Apr 2005 B1
6906357 Vashchenko et al. Jun 2005 B1
6912160 Yamada Jun 2005 B2
6917541 Shimbayashi et al. Jul 2005 B2
6917544 Maayan et al. Jul 2005 B2
6928001 Avni et al. Aug 2005 B2
6930928 Liu et al. Aug 2005 B2
6937521 Avni Aug 2005 B2
6937523 Eshel Aug 2005 B2
6954393 Lusky et al. Oct 2005 B2
6967872 Quader et al. Nov 2005 B2
6967896 Eisen et al. Nov 2005 B2
6977410 Naso et al. Dec 2005 B2
6981188 Galzur et al. Dec 2005 B2
6996692 Kuono Feb 2006 B2
7043672 Merritt May 2006 B2
7079420 Shappir et al. Jul 2006 B2
7116155 Pan Oct 2006 B2
7116577 Eitan Oct 2006 B2
7125763 Sobek et al. Oct 2006 B1
7203118 Yaoi et al. Apr 2007 B2
20010006477 Banks Jul 2001 A1
20020004878 Norman Jan 2002 A1
20020004921 Muranaka et al. Jan 2002 A1
20020064911 Eitan May 2002 A1
20020101765 Mihnea et al. Aug 2002 A1
20020132436 Eliyahu et al. Sep 2002 A1
20020140109 Keshavarzi et al. Oct 2002 A1
20020145465 Shor et al. Oct 2002 A1
20020191465 Maayan et al. Dec 2002 A1
20020199065 Subramoney et al. Dec 2002 A1
20030001213 Lai Jan 2003 A1
20030021155 Yachareni et al. Jan 2003 A1
20030072192 Bloom et al. Apr 2003 A1
20030076710 Sofer et al. Apr 2003 A1
20030093233 Rajguru May 2003 A1
20030100153 Kunori May 2003 A1
20030117841 Yamashita Jun 2003 A1
20030131186 Buhr Jul 2003 A1
20030134476 Roizin et al. Jul 2003 A1
20030142544 Maayan et al. Jul 2003 A1
20030145176 Dvir et al. Jul 2003 A1
20030145188 Cohen et al. Jul 2003 A1
20030155659 Verma et al. Aug 2003 A1
20030190786 Ramsbey et al. Oct 2003 A1
20030197221 Shinozaki et al. Oct 2003 A1
20030202411 Yamada Oct 2003 A1
20030206435 Takahashi Nov 2003 A1
20030208663 Van Buskirk et al. Nov 2003 A1
20030209767 Takahashi et al. Nov 2003 A1
20030214844 Iijima Nov 2003 A1
20030214852 Chang Nov 2003 A1
20030218207 Hashimoto et al. Nov 2003 A1
20030218913 Le et al. Nov 2003 A1
20030222303 Fukuda et al. Dec 2003 A1
20030227796 Miki et al. Dec 2003 A1
20040007730 Chou et al. Jan 2004 A1
20040012993 Kurihara Jan 2004 A1
20040013000 Torii Jan 2004 A1
20040014280 Willer et al. Jan 2004 A1
20040014290 Yang et al. Jan 2004 A1
20040017717 Morishima Jan 2004 A1
20040021172 Zheng et al. Feb 2004 A1
20040027858 Takahashi et al. Feb 2004 A1
20040117395 Gong et al. Jun 2004 A1
20040136236 Cohen Jul 2004 A1
20040151034 Shor et al. Aug 2004 A1
20040153621 Polansky et al. Aug 2004 A1
20040157393 Hwang Aug 2004 A1
20040222437 Avni et al. Nov 2004 A1
20050058005 Shappir et al. Mar 2005 A1
20050078026 Cai Apr 2005 A1
20050078528 Tsang et al. Apr 2005 A1
20050117395 Maayan et al. Jun 2005 A1
20050117601 Anderson et al. Jun 2005 A1
20050140405 Do et al. Jun 2005 A1
20050213593 Anderson et al. Sep 2005 A1
20050232024 Atir et al. Oct 2005 A1
20060015691 Louie et al. Jan 2006 A1
20060039212 Chiang et al. Feb 2006 A1
20060084219 Lusky et al. Apr 2006 A1
20060126382 Maayan et al. Jun 2006 A1
20060126983 Shappir et al. Jun 2006 A1
20070080905 Takahara Apr 2007 A1
20070133317 Yuan et al. Jun 2007 A1
Foreign Referenced Citations (79)
Number Date Country
0 656 628 Jun 1995 EP
0751560 Jun 1995 EP
0693781 Jan 1996 EP
0 822 557 Feb 1998 EP
0 843 398 May 1998 EP
0580467 Sep 1998 EP
0461764 Jul 2000 EP
1 071 096 Jan 2001 EP
1073120 Jan 2001 EP
1 091 418 Apr 2001 EP
1126468 Aug 2001 EP
0740307 Dec 2001 EP
1164597 Dec 2001 EP
1 207 552 May 2002 EP
1 223 586 Jul 2002 EP
1324343 Jul 2003 EP
1 365 452 Nov 2003 EP
001217744 Mar 2004 EP
1297899 Nov 1972 GB
2157489 Mar 1985 GB
54-053929 Apr 1979 JP
54125938 Sep 1979 JP
58094199 Jun 1983 JP
60-200566 Oct 1985 JP
60201594 Oct 1985 JP
63-249375 Oct 1988 JP
3-285358 Dec 1991 JP
04-226071 Aug 1992 JP
04-291962 Oct 1992 JP
05021758 Jan 1993 JP
05-326893 Dec 1993 JP
06151833 May 1994 JP
6-232416 Aug 1994 JP
07193151 Jul 1995 JP
08-106791 Apr 1996 JP
08-297988 Nov 1996 JP
09-017981 Jan 1997 JP
09162314 Jun 1997 JP
10-055691 Feb 1998 JP
10-106276 Apr 1998 JP
10-199263 Jul 1998 JP
10-228784 Aug 1998 JP
10-228786 Aug 1998 JP
10 334676 Dec 1998 JP
11-162182 Jun 1999 JP
11-219593 Aug 1999 JP
11-354758 Dec 1999 JP
2000-315392 Nov 2000 JP
2001-085646 Mar 2001 JP
2001-118392 Apr 2001 JP
2001-156189 Jun 2001 JP
2002-216488 Aug 2002 JP
3358663 Oct 2002 JP
2006115140 Apr 2006 JP
WO 8100790 Mar 1981 WO
WO 9615553 May 1996 WO
WO 9625741 Aug 1996 WO
WO 9803977 Jan 1998 WO
WO 9931670 Jun 1999 WO
WO 9957728 Nov 1999 WO
WO 0046808 Aug 2000 WO
WO 0165566 Sep 2001 WO
WO 0165567 Sep 2001 WO
WO 0184552 Nov 2001 WO
WO 0243073 May 2002 WO
WO 03032393 Apr 2003 WO
WO 03036651 May 2003 WO
WO 03054964 Jul 2003 WO
WO 03063167 Jul 2003 WO
WO 03063168 Jul 2003 WO
WO 03079370 Sep 2003 WO
WO 03079446 Sep 2003 WO
WO 03083916 Oct 2003 WO
WO 03088258 Oct 2003 WO
WO 03088259 Oct 2003 WO
WO 03088260 Oct 2003 WO
WO 03088261 Oct 2003 WO
WO 03088353 Oct 2003 WO
WO 03100790 Dec 2003 WO
Related Publications (1)
Number Date Country
20080094127 A1 Apr 2008 US
Provisional Applications (1)
Number Date Country
60845272 Sep 2006 US