Claims
- 1. A memory card apparatus comprising:
- a link table for managing link data;
- an EEPROM, an external address for writing data in the EEPROM being associated with an actual address of the EEPROM via the link data in the link table, the link data being written and managed in the link table when data has been completely written in the EEPROM; and
- a flag region that indicates whether writing of the link data in the link table is incomplete, wherein a flag of the flag region is set when a data write in the EEPROM is requested, and wherein the flag of the flag region is reset when the link data has been completely written in the link table,
- wherein card status information is output when an address/data switch signal represents an address input and a read/write switch signal is set in a data read-out state, and
- wherein a bus clock is transmitted by a card connector during a card status information output state, and a flag byte representing an internal condition of the memory card apparatus, which cannot be found in the card status information, is output in place of card status information in response to the bus clock.
- 2. The memory card apparatus according to claim 1, wherein said flag region includes a plurality of flag areas which are associated with a plurality of link data regions provided in advance in the link table for recording the link data.
- 3. The memory card apparatus according to claim 1, further comprising control means for reading data in the EEPROM which is associated with the link data in the link table, and for storing the data read from the EEPROM, and then writing the stored data in the EEPROM once all memory regions in the EEPROM have been erased.
- 4. The memory card apparatus according to claim 1, wherein the link table comprises:
- a first link table in which the link data is written once the data has been written in the EEPROM; and
- a second link table into which the contents of the first link table is transferred once the link data has been written in the first link table, and wherein when the contents of the first link table do not coincide with the contents of the second link table, the contents of the second link table are corrected on the basis of the contents of the first link table.
- 5. The memory card apparatus according to claim 1, wherein the flag byte represents message relating to at least one error condition including an end of life of the memory card apparatus, a fault, card removal during operation, a need to call a serviceman, erroneous address designation, and a write protect condition.
- 6. The memory card apparatus according to claim 1, wherein the internal condition represented by the flag byte includes at least one of an error occurrence, an operation during which the card is removed or power is terminated, an erroneous address designation, and a write protection.
- 7. The memory card apparatus according to claim 1, wherein the EEPROM comprises an erased data unit which is larger in size than a written data unit.
- 8. The memory card apparatus according to claim 7, wherein when a data write operation is requested, an empty record region in the EEPROM corresponding in size to the erased data unit is found, and a first data block to be written into the EEPROM and a third data block taken from a data block to be erased are written in units of written data into the found empty record region, the third data block being contained in a record region of the erased data unit which includes a second data block to be replaced by the first data block but which is not related to the first data block.
- 9. A memory card apparatus comprising:
- a link table for managing link data;
- an EEPROM, an external address for writing data in the EEPROM being associated with an actual address of the EEPROM via the link data in the link table, the link data being written and managed in the link table when data has been completely written in the EEPROM; and
- a flag region located in the link table, the flag region indicating whether writing of the link data in the link table is incomplete, wherein a flag of the flag region is set when a data write in the EEPROM is requested, and wherein the flag of the flag region is reset when the link data has been completely written in the link table,
- wherein card status information is output when an address/data switch signal represents an address input and a read/write switch signal is set in a data read-out state, and
- wherein a bus clock is transmitted by a card connector during a card status information output state, and a flag byte representing an internal condition of the memory card apparatus, which cannot be found in the card status information, is output in place of card status information in response to the bus clock.
- 10. The memory card apparatus according to claim 9, wherein said flag region includes a plurality of flag areas which are associated with a plurality of link data regions provided in advance in the link table for recording the link data.
- 11. The memory card apparatus according to claim 9, further comprising control means for reading data in the EEPROM which is associated with the link data in the link table, and for storing the data read from the EEPROM, and then writing the stored data in the EEPROM once all memory regions in the EEPROM have been erased.
- 12. The memory card apparatus according to claim 9, wherein the link table comprises:
- a first link table in which the link data is written once the data has been written in the EEPROM; and
- a second link table into which the contents of the first link table is transferred once the link data has been written in the first link table, and wherein when the contents of the first link table do not coincide with the contents of the second link table, the contents of the second link table are corrected on the basis of the contents of the first link table.
- 13. The memory card apparatus according to claim 9, wherein the flag byte represents message relating to at least one error condition including an end of life of the memory card apparatus, a fault, card removal during operation, a need to call a serviceman, erroneous address designation, and a write protect condition.
- 14. The memory card apparatus according to claim 9, wherein the EEPROM comprises an erased data unit which is larger in size than a written data unit.
- 15. The memory card apparatus according to claim 14, wherein when a data write operation is requested, an empty record region in the EEPROM corresponding in size to the erased data unit is found, and a first data block to be written into the EEPROM and a third data block taken from a data block to be erased are written in units of written data into the found empty record region, the third data block being contained in a record region of the erased data unit which includes a second data block to be replaced by the first data block but which is not related to the first data block.
- 16. The memory card apparatus according to claim 9, wherein the internal condition represented by the flag byte includes at least one of an error occurrence, an operation during which the card is removed or power is terminated, an erroneous address designation, and a write protection.
Priority Claims (3)
Number |
Date |
Country |
Kind |
4-080931 |
Apr 1992 |
JPX |
|
4-082258 |
Apr 1992 |
JPX |
|
4-116017 |
May 1992 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 08/041,251, filed on Apr. 1, 1993, which was abandoned.
US Referenced Citations (6)
Foreign Referenced Citations (6)
Number |
Date |
Country |
0292658 |
Nov 1988 |
EPX |
0492450 |
Jul 1992 |
EPX |
1154398 |
Jun 1989 |
JPX |
1231142 |
Sep 1989 |
JPX |
1236389 |
Sep 1989 |
JPX |
1276495 |
Nov 1989 |
JPX |
Non-Patent Literature Citations (1)
Entry |
Patent Abstracts of Japan, Vo. 13, No. 12 (P-812) 12 Jan. 1989 & JP-A-63 219 045 (Hitachi Ltd) 12 Sep. 1988. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
41251 |
Apr 1993 |
|