Claims
- 1. A processor including a memory system for storing data, the memory system comprising:
- first alterable memory means;
- second non-alterable memory means; and
- data bus means coupled to said first and second memory means for allowing external access to data stored in said first and second memory means during a test mode of operation of said memory system;
- said first alterable memory means comprising first security means programmable to an active state wherein said memory system prevents access by a device external to the processor to the data stored in said first alterable memory means during said test mode of operation when said first security means is in said active state, and
- said first alterable memory means further comprising second security means programmable to a predetermined state; and
- wherein said memory system prevents access by a device external to the processor to the data stored in both said first and second memory means during said test mode of operation when said first security means is in said active state and said second security means is in said predetermined state.
- 2. A processor according to claim 1 wherein said first alterable memory means comprises a plurality of bytes of memory cells, and said first security means comprises one cell of one of said plurality of bytes of memory cells, said one cell having a predetermined value when said first security means is programmed to said active state.
- 3. A processor according to claim 1 wherein said first alterable memory means comprises a plurality of bytes of memory cells, and said second security means comprises at least one byte of said plurality of bytes of cells, said at least one byte having a predetermined value when said second security means is programmed to said predetermined state.
- 4. A processor according to claim 1 further comprising verification and access control means for verifying whether said first security means and said second security means are programmed to said active state and said predetermined state, respectively, and for preventing access to the data stored in both said first and said second memory means when said first security means is in said active state and said second security means is in said predetermined state.
- 5. A processor according to claim 1 wherein said first alterable memory means comprises non-volatile electrically erasable programmable read only memory.
- 6. A processor according to claim 1 wherein said second non-alterable memory means comprises read only memory.
Priority Claims (1)
Number |
Date |
Country |
Kind |
8917894 |
Aug 1989 |
GBX |
|
Parent Case Info
This application is a continuation of prior application Ser. No. 525,816, filed May 21, 1990, now abandoned.
US Referenced Citations (8)
Continuations (1)
|
Number |
Date |
Country |
Parent |
525816 |
May 1990 |
|