Memory tester and test method that uses memory tester

Abstract

A memory tester of the present embodiment includes a first memory, a second memory, an arithmetic circuit, and a determination circuit. The first memory is configured to store scan input data and expected value data, the scan input data including a don't care bit, the expected value data being obtained by converting the don't care bit into a first predetermined value. The second memory is configured to store scan output data and mask data obtained by converting a value of the scan input data other than the don't care bit into a second predetermined value. The arithmetic circuit is configured to perform an exclusive or operation between the expected value data and the scan output data. The determination circuit is configured to determine whether the don't care bit of an arithmetic result from the arithmetic circuit is passed or failed by using the mask data.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is based upon and claims the benefit of priority from the prior Japanese Patent Application No. 2022-44465 filed on Mar. 18, 2022; the entire contents of which are incorporated herein by reference.

FIELD

Embodiments described herein relate to a memory tester and a test method that uses the memory tester.

BACKGROUND

There are known memory testers that inspect semiconductor devices, such as NAND type flash memories.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram showing one example of the configuration of a memory tester according to a first embodiment;

FIG. 2 is a block diagram showing one example of the configuration of a scan test circuit;

FIG. 3 is a diagram for describing one example of scan input data;

FIG. 4 is a diagram for describing one example of expected value data;

FIG. 5 is a diagram for describing one example of scan output data;

FIG. 6 is a diagram for describing one example of mask data; and

FIG. 7 is a flowchart showing one example of the flow of a scan test including a don't care bit.

DETAILED DESCRIPTION

A memory tester of the present embodiment includes a first memory, a second memory, an arithmetic circuit, and a determination circuit. The first memory is configured to store scan input data and expected value data, the scan input data including a don't care bit, the expected value data being obtained by converting the don't care bit of the scan input data into a first predetermined value. The second memory is configured to store scan output data and mask data, the scan output data being outputted from a scan test circuit, the mask data being obtained by converting a value of the scan input data other than the don't care bit into a second predetermined value. The arithmetic circuit is configured to perform an exclusive or operation between the expected value data and the scan output data. The determination circuit is configured to determine whether the don't care bit of an arithmetic result from the arithmetic circuit is passed or failed by using the mask data.

Hereinafter, embodiments will be described with reference to drawings.

First Embodiment

FIG. 1 is a block diagram showing one example of the configuration of a memory tester according to a first embodiment. FIG. 2 is a block diagram showing one example of the configuration of a scan test circuit.

A memory tester 1 performs a scan test on a semiconductor device 100, such as a NAND type flash memory, by using scan input data including a don't care bit, and causes a display device 110, such as a liquid crystal display, to display the scan test result.

As shown in FIG. 2, in the semiconductor device 100, a scan test circuit 101 is formed on a logic circuit portion. The scan test circuit 101 includes a scan chain 103 where all flip-flops (hereinafter referred to as “FFs”) of the logic circuit portion are replaced with scan FFs 102, and the scan FFs 102 are serially connected.

The scan test circuit 101 includes a scan mode terminal 104, a scan-in terminal 105, and a scan-out terminal 106. When a scan mode signal (scan enable signal) is inputted to the scan mode terminal 104 from the memory tester 1, a normal operation mode and a scan test mode are switched.

Scan input data are inputted to the scan-in terminal 105 from the memory tester 1. The scan-out terminal 106 outputs scan output data to the memory tester 1, the scan output data being an output signal from the scan chain 103.

Returning to FIG. 1, the memory tester 1 includes a first memory 10, a second memory 20, an XOR circuit 30, and a determination circuit 40.

The first memory 10 stores scan input data 11 and expected value data 12. The second memory 20 stores scan output data 21 and mask data 22.

The scan input data 11, the expected value data 12, the scan output data 21, and the mask data 22 will be described with reference to FIG. 3 to FIG. 6.

FIG. 3 is a diagram for describing one example of the scan input data. FIG. 4 is a diagram for describing one example of the expected value data. FIG. 5 is a diagram for describing one example of scan output data. FIG. 6 is a diagram for describing one example of the mask data. Each data include a large number of bits and hence, only data for 8 bits are shown in FIG. 3 to FIG. 6.

As shown in FIG. 3, the scan input data 11 are data “110100X0” including a don't care bit. The don't care bit is an intermediate voltage between 0 and 1, and is indicated by “X”. In other words, in the example shown in FIG. 3, the second bit from the least significant bit of the scan input data 11 corresponds to the don't care bit.

The expected value data 12 are expected values of output data obtained by converting the value of the don't care bit of the scan input data 11 into a first predetermined value (0 or 1). In the example shown in FIG. 4, the expected value data 12 are data “11010000” obtained by converting the don't care bit into 0, the don't care bit being the second bit from the least significant bit of the scan input data 11.

The scan output data 21 are the scan test results outputted from the scan-out terminal 106 as a result of inputting of the scan input data 11 to the scan-in terminal 105 of a scan test circuit 101. The scan output data 21 outputted from the scan test circuit 101 of the semiconductor device 100 are stored in the second memory 20. In the example shown in FIG. 5, the scan output data 21 are data “11010010”, in which 1 is outputted as the output that corresponds to the don't care bit.

The mask data 22 are data obtained by converting the values of the scan input data 11 other than the don't care bit into second predetermined values (0 or 1) to mask the don't care bit. In the example shown in FIG. 6, the mask data 22 are data “00000010” obtained by converting the values of the scan input data 11 other than the don't care bit into 0.

The expected value data 12 stored in the first memory 10 and the scan output data 21 stored in the second memory 20 are inputted to the XOR circuit 30. The XOR circuit 30 forming arithmetic circuit performs an XOR (Exclusive or) operation between the expected value data 12 and the scan output data 21, and outputs the arithmetic result to the determination circuit 40.

To be more specific, the XOR circuit 30 performs the XOR operation between “11010000”, being the expected value data 12, and “11010010”, being the scan output data 21, and outputs “00000010”, being the result of the XOR operation, to the determination circuit 40.

The determination circuit 40 determines whether “00000010”, being the arithmetic result from the XOR circuit 30, is passed or failed with respect to the position with “1” in “00000010” of the mask data 22. Then, the determination circuit 40 causes the display device 110 to display the determination result. With such an operation, the memory tester 1 can determine only the don't care bit.

Next, a test method that uses the memory tester having such a configuration will be described.

FIG. 7 is a flowchart showing one example of the flow of a scan test including the don't care bit.

First, the memory tester 1 transmits the scan input data 11 including the don't care bit to the scan test circuit 101 of an object to be inspected (step S1). The scan input data 11 form a test pattern for performing a scan test. The scan input data 11 are created in advance before the scan test is performed, and the scan input data 11 are stored in the first memory 10.

Next, the memory tester 1 receives the scan output data 21 outputted from the scan test circuit 101 of the object to be inspected (step S2). The scan output data 21 outputted from the scan test circuit 101 are stored in the second memory 20.

Then, the memory tester 1 performs an XOR operation between the expected value data 12 and the scan output data 21, the expected value data 12 being obtained by converting the value of the don't care bit included in the scan input data 11 into the first predetermined value (step S3). The predetermined value is 0 or 1. For example, in the case where the value of the don't care bit is converted into “0”, the expected value data 12 shown in FIG. 4 are obtained.

Finally, the memory tester 1 determines whether the don't care bit of the result of the XOR operation is passed or failed by using the mask data 22 obtained by converting the values of the scan input data 11 other than the don't care bit into second predetermined values (step S4).

The predetermined value is 0 or 1. For example, in the case where the values other than the don't care bit are converted into 0, the mask data 22 shown in FIG. 6 are obtained. By using the mask data 22 obtained by converting the values of the scan input data 11 other than the don't care bit into 0, the memory tester 1 can obtain the inspection result only for the don't care bit.

By performing the above-mentioned process, the memory tester 1 can determine whether the scan input data 11 including the don't care bit are passed or failed.

Second Embodiment

Next, a second embodiment will be described.

The first memory 10 and the second memory 20 of the memory tester 1 have an upper limitation on the data area that can store data. For this reason, for example, the scan input data 11 are stored in the first memory 10 in a state where a test pattern is divided into groups of a predetermined number of bits (8 bits, for example).

In the case where the test pattern is divided into groups of 8 bits, for example, the test pattern is divided into multiples of 8, and is stored in the first memory 10 as 8-bit data. In the case where the test pattern cannot be divided by 8 in dividing the test pattern, data are added to the low-order bits to bring the test pattern to a multiple of 8.

The semiconductor device 100, being a NAND type flash memory, for example, includes input and output terminals. When a scan test is performed, 8-bit data stored in the first memory 10 are inputted to the input and output terminals. When the 8-bit data are inputted to the input and output terminals, the 8-bit data are inputted to the input and output terminals in order from the most significant bit of the 8-bit data.

However, to properly perform the scan test, it is necessary to input the 8-bit data to the input and output terminals in order from the least significant bit of the 8-bit data.

Therefore, the bit strings of the 8-bit data, which are obtained by dividing the test pattern into multiples of 8, are inverted, and the obtained data are stored in the first memory 10 as the scan input data 11. To be more specific, in the case where 8-bit data “11010100” are stored in the first memory 10, the bit string of the 8-bit data “11010100” is inverted, and the obtained data “00101011” are stored in the first memory 10 as the scan input data 11.

At this point of operation, the 8-bit data expressed in a binary number system are converted into hexadecimal binary data, in the present embodiment, into “2B”, and are stored in the first memory 10. With such a configuration, it is possible to properly perform the scan test by using the scan input data 11 stored in the first memory 10.

While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel devices and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the devices and systems described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the inventions.

Claims

1. A memory tester comprising: a first memory configured to store scan input data and expected value data, the scan input data including a don't care bit, the expected value data being obtained by converting the don't care bit of the scan input data into a first predetermined value;a second memory configured to store scan output data and mask data, the scan output data being outputted from a scan test circuit, the mask data being obtained by converting a value of the scan input data other than the don't care bit into a second predetermined value;an arithmetic circuit configured to perform an exclusive or operation between the expected value data and the scan output data; anda determination circuit configured to determine whether the don't care bit of an arithmetic result from the arithmetic circuit is passed or failed by using the mask data,wherein the scan input data are divided into groups of a predetermined number of bits, and are stored in the first memory in a state where a bit string of data obtained by division and having the predetermined number of bits is inverted.

2. The memory tester according to claim 1, wherein the predetermined number of bits is 8 bits.