This application claims the benefits of the earlier filed U.S. Provisional App. Ser. No. 60/149,636, filed Aug. 17, 1999, which is incorporated by reference for all purposes into this application.
Number | Name | Date | Kind |
---|---|---|---|
4644491 | Ookawa et al. | Feb 1987 | A |
4901270 | Galbi et al. | Feb 1990 | A |
5787492 | Shuma et al. | Jul 1998 | A |
5818747 | Wong | Oct 1998 | A |
5880985 | Makineni et al. | Mar 1999 | A |
5923579 | Widigen et al. | Jul 1999 | A |
5935198 | Blomgren | Aug 1999 | A |
5935202 | Frederick, Jr. | Aug 1999 | A |
5996066 | Yung | Nov 1999 | A |
6066965 | Blomgren et al. | May 2000 | A |
6107835 | Blomgren et al. | Aug 2000 | A |
6124735 | Blomgren et al. | Sep 2000 | A |
6216146 | Petro et al. | Apr 2001 | B1 |
6219687 | Petro et al. | Apr 2001 | B1 |
6223199 | Petro et al. | Apr 2001 | B1 |
6275841 | Potter et al. | Aug 2001 | B1 |
Entry |
---|
Taewhan, et al., Arithmetic Optimization using Carry-Save-Adders, 1998, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 0-89791, p. 433-438.* |
Taewhan et al., Circuit Optimization using Carry-Save-Adder Cells, Oct. 1998, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, p. 974-984.* |
U.S. Pat. App. “Method and Apparatus for a 1-of-N Signal” Inventors: Blomgren, et al., Ser. No. 09/01,9278, filed Feb. 5, 1998. |
Mehta, et al., High-Speed Multiplier Design Using Multi-Input Counter and Compressor Circuits, IEEE 10th Symposium on Computer Architecture, Jun. 1991; p. 43-50. |
Number | Date | Country | |
---|---|---|---|
60/149636 | Aug 1999 | US |