Chiluvuri et al., “New Routing and Compaction Strategies for Yield Enhancement,” 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, pp. 325-334.* |
Gidwani et al., “MISER: An Integrated Three Layer Gridless Channel Router and Compactor,” 27th ACM/IEEE Design Automation Conference, 1990, Paper 42.1, pp. 698-703.* |
Kuo, “YOR: A Yield-Optimizing Routing Algorithm by Minimizing Critical Ares and Vias,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, No. 9, 1993, pp. 1303-1311.* |
Preas, “Channel Routing With Non-Terminal Doglegs,” 1990 Design Automation Conference, pp. 451-458. |