The present application is related to U.S. patent application Ser. No. 08/789,026, filed Jan. 26, 1997, entitled "Method and Apparatus for Selecting Components Within a Circuit Design Database", which is assigned to the assignee of the present invention and is hereby incorporated by reference.
Number | Name | Date | Kind |
---|---|---|---|
4758953 | Morita et al. | Jul 1988 | |
4831543 | Mastellone | May 1989 | |
4918614 | Modarres et al. | Apr 1990 | |
5050091 | Rubin | Sep 1991 | |
5077676 | Johnson et al. | Dec 1991 | |
5164908 | Igarashi | Nov 1992 | |
5175696 | Hooper et al. | Dec 1992 | |
5222029 | Hooper et al. | Jun 1993 | |
5255363 | Seyler | Oct 1993 | |
5264382 | Watanable | Nov 1993 | |
5267175 | Hooper | Nov 1993 | |
5341309 | Kawata | Aug 1994 | |
5349659 | Do et al. | Sep 1994 | |
5355317 | Talbott et al. | Oct 1994 | |
5357440 | Talbott et al. | Oct 1994 | |
5359523 | Talbott et al. | Oct 1994 | |
5359537 | Saucier et al. | Oct 1994 | |
5361357 | Kionka | Nov 1994 | |
5398195 | Kim | Mar 1995 | |
5406497 | Altheimer et al. | Apr 1995 | |
5410491 | Minami | Apr 1995 | |
5416721 | Nishiyama et al. | May 1995 | |
5418733 | Kamijima | May 1995 | |
5418954 | Petrus | May 1995 | |
5440720 | Baisuck et al. | Aug 1995 | |
5477466 | Tripathi et al. | Dec 1995 | |
5483461 | Lee et al. | Jan 1996 | |
5485396 | Brasen et al. | Jan 1996 | |
5490266 | Sturges | Feb 1996 | |
5490268 | Matsunaga | Feb 1996 | |
5491640 | Sharma et al. | Feb 1996 | |
5493508 | Dangelo et al. | Feb 1996 | |
5638291 | Li et al. | Jun 1997 | |
5654897 | Tripathi et al. | Aug 1997 | |
5774371 | Kawakami | Jun 1998 | |
5784600 | Doreswamy et al. | Jul 1998 | |
5798935 | Doreswamy et al. | Aug 1998 |
Entry |
---|
Davari et al "A New Planarization Technique, Using a Combination of Rie and Chemical Mechanical Polish (CMP)," IEEE, pp. 3.4.1-3.4.4, Dec. 1989. |
Cho et al. ("A buffer distribtuion algorithm for high-performance clock net optimization", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, vol. 3, No. 1, pp. 84-98, Mar. 1995). |
Chen et al. ("An algorithm for zero-skew clock tree routing with buffer insertion", IEEE Comput. Soc. Press, Proceedings of the European Design and Test Conference, Mar. 11, 1996, pp. 230-236). |
Ramanathan et al. ("Clock distribution in general VLSI circuits", IEEE, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 41, No. 5, pp. 395-404, May 1994). |
Wu et al. ("Effective Buffer Insertion of Clock Tree for High-Speed VLSI Circuits", Microelectronics Journal, vol. 23, No. 4, pp. 291-300, Jul. 1, 1992). |
Tufte, "CML III Bipolar Standard Cell Library", Proceedings of the 1988 Bipolar Circuits and Technology Meeting, Minneapolis, Minnesota, Sep., 1988, pp. 180-182. |