Y. Zorian et al., "An Effective Multi-Chip BIST Scheme", Journal of Electronic Testing: Theory and Applications 10, (1997), pp. 87-95. |
T.M. Storey et al., "A Test Methodology for High Performance MCMs", Journal of Electronic Testing: Theory and Applications 10, (1977), pp. 109-118. |
C. Maunder et al., "Boundary-Scan, A framework for structured design-for-test", IEEE 1987 International Test Conference, Paper 30.1, (1987), pp. 714-723. |
IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Standard 1149.1-1990 (Includes IEEE Standard 1149.1a-1993) pp. 1-1 to 1-5; 5-1 to 5-16. |