Yip, K., “Clock tree distribution”, Potentials, IEEE , vol.: 16, Issue: 2 , Apr.-May 1997 pp.:11-14.* |
Afghahi et al. “Performance of Synchronous and Asynchronous Schemes for VLSI Systems”, IEEE Transactions on Computer, vol. 41, No. 7, Jul. 1992, pp. 858-872.* |
Lockyear et al. “Optimal Retiming of Level-Clocked Circuits Using Symmetric Clock Schedules”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 13, No. 9, Sep. 1994, pp. 1097-1109.* |
Andrew et al. “Design of Synchronous Circuits with Multiple Clocks”, 1995 IEEE International Symposium on Circuits and Systems, vol. 2, Apr. 28, 1995, pp. 933-936.* |
Jackson et al., “Clock-Routing for High-Performance ICs”, ACM/IEEE Design Automation Conference, Jun. 24, 1990, pp. 573-579.* |
Boon et al., “High Performance Clock Distribution for CMOS ASICs”, IEEE Custom Integrated Circuits Conference, 1989, pp. 15.4.1-15.4.5. |