Method and apparatus for providing back-lighting in an interferometric modulator display device

Information

  • Patent Grant
  • 7603001
  • Patent Number
    7,603,001
  • Date Filed
    Friday, February 17, 2006
    18 years ago
  • Date Issued
    Tuesday, October 13, 2009
    14 years ago
Abstract
Methods and apparatus for providing light in an interferometric modulator device are provided. In one embodiment, a microelectromechanical system (MEMS) is provided that includes a transparent substrate and a plurality of interferometric modulators. The interferometric modulators include an optical stack coupled to the transparent substrate, a reflective layer over the optical stack, and one or more posts to support the reflective and to provide a path for light from a backlight for lighting the interferometric modulators.
Description
FIELD OF THE INVENTION

The present invention relates generally to display devices, and more particularly to interferometric modulator display devices.


BACKGROUND OF THE INVENTION

Microelectromechanical systems (MEMS) include micromechanical elements, actuators, and electronics. Micromechanical elements may be created using deposition, etching, and/or other micromachining processes that etch away parts of substrates and/or deposited material layers or that add layers to form electrical and electromechanical devices. One type of MEMS device is called an interferometric modulator. As used herein, the term interferometric modulator or interferometric light modulator refers to a device that selectively absorbs and/or reflects light using the principles of optical interference. In certain embodiments, an interferometric modulator may comprise a pair of conductive plates, one or both of which may be transparent and/or reflective in whole or part and capable of relative motion upon application of an appropriate electrical signal. In a particular embodiment, one plate may comprise a stationary layer deposited on a substrate and the other plate may comprise a metallic membrane separated from the stationary layer by a transparent medium (e.g., an air gap). As described herein in more detail, the position of one plate in relation to the other plate can change the optical interference of light incident on the interferometric modulator. Such devices have a wide range of applications, and it would be beneficial in the art to utilize and/or modify the characteristics of these types of devices so that their features can be exploited in improving existing products and creating new products that have not yet been developed.


Conventional interferometric modulator display devices typically implement front-lighting that provides light for viewing images, for example, in the dark. The front-lighting is typically provided by a light strip that surrounds the perimeter of an interferometric modulator display. While such a front-lighting scheme does provide light for viewing images in the dark, there is generally an intrinsic (lighting) uniformity issue as the middle portion of the interferometric modulator display remains darker than the outer edges. As interferometric modulator displays increase in size, this non-uniform effect of light caused by front-lighting increases, which can lead to poor visibility of images in the dark.


Accordingly, what is needed is an improved lighting scheme for an interferometric display device to reduce non-uniformity of light. The present invention addresses such a need.


BRIEF SUMMARY OF THE INVENTION

In general, in one aspect, this specification describes a microelectromechanical system (MEMS) including a transparent substrate, and a plurality of interferometric modulators. The plurality of interferometric modulators include an optical stack coupled to the transparent substrate, a reflective layer over the optical stack, and one or more posts to support the reflective layer and to provide a path for light from a backlight for lighting the interferometric modulators.


Particular features can include one or more of the following features. The MEMS can further include a glass layer between the transparent substrate and the optical stack. The glass layer can include a plurality of scatterers to disperse the light. The glass layer can comprise first spin-on glass (SOG) including the plurality of scatterers. The one or more posts can be composed of a transparent polymer or second spin-on glass (SOG). Each of the one or more posts can further be configured to direct the light to the glass layer. The scatterers can be configured to disperse the light to the interferometric modulators. Each of the one or more posts can further comprise a mirror. The one or more posts can extend from the optical stack through the reflective layer.


The MEMS, as a display device, can further include a display including the MEMS, and a processor that is in electrical communication with the display, the processor being configured to process image data, and a memory device in electrical communication with the processor. The display system can further include a backlight coupled to the display for providing light to the interferometric modulators. The display system can further include a first controller configured to send at least one signal to the display, and a second controller configured to send at least a portion of the image data to the first controller. The display system can further include an image source module configured to send the image data to the processor. The image source module can comprise at least one of a receiver, transceiver, and transmitter. The display system can further include an input device configured to receive input data and to communicate the input data to the processor.


In general in another aspect, this specification describes a micromechanical system (MEMS) including a transparent substrate means, and a plurality of interferometric modulator means. The plurality of interferometric modulator means includes an optical stack means coupled to the transparent substrate means, a reflective layer means over the optical stack means, and one or more post means to support the reflective layer means and to provide a path for light from a backlight means for lighting the interferometric modulator means.


In general in another aspect, this specification describes a method for providing light in a microelectromechanical system (MEMS). The method includes providing a transparent substrate, and forming a plurality of interferometric modulators. Forming a plurality of interferometric modulators includes coupling an optical stack to the transparent substrate, forming a reflective layer over the optical stack, and forming one or more posts to support the reflective layer and to provide a path for light from a backlight for lighting the interferometric modulators.


Implementations may provide one or more of the following advantages. An interferometric modulator display that has an improved lighting scheme for an interferometric display device to having a higher lighting uniformity relative to conventional interferometric modulator displays devices that implement a front-lighting scheme. In one embodiment, uniform lighting is provided through posts (or rails) that are integrated within the interferometric display device. Such a design may be more power-efficient relative to conventional techniques in illuminating a central area of an interferometric display. Moreover, the brightness of an interferometric display may be enhanced even with ambient light.


The details of one or more implementations are set forth in the accompanying drawings and the description below. Other features and advantages will be apparent from the description and drawings, and from the claims.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is an isometric view depicting a portion of one embodiment of an interferometric modulator display in which a movable reflective layer of a first interferometric modulator is in a relaxed position and a movable reflective layer of a second interferometric modulator is in an actuated position.



FIG. 2 is a system block diagram illustrating one embodiment of an electronic device incorporating a 3×3 interferometric modulator display.



FIG. 3 is a diagram of movable mirror position versus applied voltage for one exemplary embodiment of an interferometric modulator of FIG. 1.



FIG. 4 is an illustration of a set of row and column voltages that may be used to drive an interferometric modulator display.



FIGS. 5A and 5B illustrate one exemplary timing diagram for row and column signals that may be used to write a frame of display data to the 3×3 interferometric modulator display of FIG. 2.



FIG. 6A is a cross section of an interferometric modulator of FIG. 1. FIGS. 6B-E are alternative embodiments of an interferometric modulator.



FIGS. 7A-7B illustrate cross-sectional views of an interferometric modulator display.



FIGS. 8A-8B illustrate a process 800 of fabricating an interferometric modulator display (e.g., interferometric modulator 700) in accordance with one embodiment.



FIGS. 9A-9N illustrate the process of manufacturing an interferometric modulator display according to the process of FIGS. 8A-8B.



FIGS. 10A and 10B are system block diagrams illustrating an embodiment of a visual display device comprising a plurality of interferometric modulators.





Like reference symbols in the various drawings indicate like elements.


DETAILED DESCRIPTION OF THE INVENTION

The following detailed description is directed to certain specific embodiments of the invention. However, the invention can be embodied in a multitude of different ways. In this description, reference is made to the drawings wherein like parts are designated with like numerals throughout. As will be apparent from the following description, the embodiments may be implemented in any device that is configured to display an image, whether in motion (e.g., video) or stationary (e.g., still image), and whether textual or pictorial. More particularly, it is contemplated that the embodiments may be implemented in or associated with a variety of electronic devices such as, but not limited to, mobile telephones, wireless devices, personal data assistants (PDAs), hand-held or portable computers, GPS receivers/navigators, cameras, MP3 players, camcorders, game consoles, wrist watches, clocks, calculators, television monitors, flat panel displays, computer monitors, auto displays (e.g., odometer display, etc.), cockpit controls and/or displays, display of camera views (e.g., display of a rear view camera in a vehicle), electronic photographs, electronic billboards or signs, projectors, architectural structures, packaging, and aesthetic structures (e.g., display of images on a piece of jewelry). MEMS devices of similar structure to those described herein can also be used in non-display applications such as in electronic switching devices.


As discussed above, conventional interferometric modulator display devices typically implement front-lighting that provides light for viewing images, for example, in the dark. While such a front-lighting scheme does provide light for viewing images in the dark, there is generally an intrinsic lighting uniformity issue as the middle portion of the interferometric modulator display remains darker than the outer edges. As interferometric modulator displays increase in size, this non-uniform effect of light caused by front-lighting increases, which can lead to poor visibility of images in the dark. Accordingly, this specification describes an improved lighting scheme for an interferometric display device to reduce non-uniformity of light. In one embodiment, an interferometric modulator display is provided that includes a transparent substrate, and an optical stack is formed on the transparent substrate. A reflective layer is formed over the optical stack, and one or more posts to support the reflective layer are formed over the optical stack. The one or more posts provide a path for light from a backlight for lighting the interferometric modulator display.


One interferometric modulator display embodiment comprising an interferometric MEMS display element is illustrated in FIG. 1. In these devices, the pixels are in either a bright or dark state. In the bright (“on” or “open”) state, the display element reflects a large portion of incident visible light to a user. When in the dark (“off” or “closed”) state, the display element reflects little incident visible light to the user. Depending on the embodiment, the light reflectance properties of the “on” and “off” states may be reversed. MEMS pixels can be configured to reflect predominantly at selected colors, allowing for a color display in addition to black and white.



FIG. 1 is an isometric view depicting two adjacent pixels in a series of pixels of a visual display, wherein each pixel comprises a MEMS interferometric modulator. In some embodiments, an interferometric modulator display comprises a row/column array of these interferometric modulators. Each interferometric modulator includes a pair of reflective layers positioned at a variable and controllable distance from each other to form a resonant optical cavity with at least one variable dimension. In one embodiment, one of the reflective layers may be moved between two positions. In the first position, referred to herein as the relaxed position, the movable reflective layer is positioned at a relatively large distance from a fixed partially reflective layer. In the second position, referred to herein as the actuated position, the movable reflective layer is positioned more closely adjacent to the fixed partially reflective layer. Incident light that reflects from the two layers interferes constructively or destructively depending on the position of the movable reflective layer, producing either an overall reflective or non-reflective state for each pixel.


The depicted portion of the pixel array in FIG. 1 includes two adjacent interferometric modulators 12a and 12b. In the interferometric modulator 12a on the left, a movable reflective layer 14a is illustrated in a relaxed position at a predetermined distance from an optical stack 16a, which includes a partially reflective layer. In the interferometric modulator 12b on the right, the movable reflective layer 14b is illustrated in an actuated position adjacent to the optical stack 16b.


The optical stacks 16a and 16b (collectively referred to as optical stack 16), as referenced herein, typically comprise of several fused layers, which can include an electrode layer, such as indium tin oxide (ITO), a partially reflective layer, such as chromium, and a transparent dielectric. The optical stack 16 is thus electrically conductive, partially transparent and partially reflective, and may be fabricated, for example, by depositing one or more of the above layers onto a transparent substrate 20. The partially reflective layer can be formed from a variety of materials that are partially reflective such as various metals, semiconductors, and dielectrics. The partially reflective layer can be formed of one or more layers of materials, and each of the layers can be formed of a single material or a combination of materials.


In some embodiments, the layers of the optical stack 16 are patterned into parallel strips, and may form row electrodes in a display device as described further below. The movable reflective layers 14a, 14b may be formed as a series of parallel strips of a deposited metal layer or layers (orthogonal to the row electrodes of 16a, 16b) deposited on top of posts 18 and an intervening sacrificial material deposited between the posts 18. When the sacrificial material is etched away, the movable reflective layers 14a, 14b are separated from the optical stacks 16a, 16b by a defined gap 19. A highly conductive and reflective material such as aluminum may be used for the reflective layers 14, and these strips may form column electrodes in a display device.


With no applied voltage, the cavity 19 remains between the movable reflective layer 14a and optical stack 16a, with the movable reflective layer 14a in a mechanically relaxed state, as illustrated by the pixel 12a in FIG. 1. However, when a potential difference is applied to a selected row and column, the capacitor formed at the intersection of the row and column electrodes at the corresponding pixel becomes charged, and electrostatic forces pull the electrodes together. If the voltage is high enough, the movable reflective layer 14 is deformed and is forced against the optical stack 16. A dielectric layer (not shown) within the optical stack 16 may prevent shorting and control the separation distance between layers 14 and 16, as illustrated by pixel 12b on the right in FIG. 1. The behavior is the same regardless of the polarity of the applied potential difference. In this way, row/column actuation that can control the reflective vs. non-reflective pixel states is analogous in many ways to that used in conventional LCD and other display technologies.



FIGS. 2 through 5 illustrate one exemplary process and system for using an array of interferometric modulators in a display application.



FIG. 2 is a system block diagram illustrating one embodiment of an electronic device that may incorporate aspects of the invention. In the exemplary embodiment, the electronic device includes a processor 21 which may be any general purpose single-chip or multi-chip microprocessor such as an ARM (Advanced RISC Machine), Pentium®, Pentium II®, Pentium III®, Pentium IV®, Pentium® Pro, an 8051, a MIPS®, a Power PC®, an ALPHA®, or any special purpose microprocessor such as a digital signal processor, microcontroller, or a programmable gate array. As is conventional in the art, the processor 21 may be configured to execute one or more software modules. In addition to executing an operating system, the processor may be configured to execute one or more software applications, including a web browser, a telephone application, an email program, or any other software application.


In one embodiment, the processor 21 is also configured to communicate with an array driver 22. In one embodiment, the array driver 22 includes a row driver circuit 24 and a column driver circuit 26 that provide signals to a display array or panel 30. The cross section of the array illustrated in FIG. 1 is shown by the lines 1-1 in FIG. 2. For MEMS interferometric modulators, the row/column actuation protocol may take advantage of a hysteresis property of these devices illustrated in FIG. 3. It may require, for example, a 10 volt potential difference to cause a movable layer to deform from the relaxed state to the actuated state. However, when the voltage is reduced from that value, the movable layer maintains its state as the voltage drops back below 10 volts. In the exemplary embodiment of FIG. 3, the movable layer does not relax completely until the voltage drops below 2 volts. There is thus a range of voltage, about 3 to 7 V in the example illustrated in FIG. 3, where there exists a window of applied voltage within which the device is stable in either the relaxed or actuated state. This is referred to herein as the “hysteresis window” or “stability window.”


For a display array having the hysteresis characteristics of FIG. 3, the row/column actuation protocol can be designed such that during row strobing, pixels in the strobed row that are to be actuated are exposed to a voltage difference of about 10 volts, and pixels that are to be relaxed are exposed to a voltage difference of close to zero volts. After the strobe, the pixels are exposed to a steady state voltage difference of about 5 volts such that they remain in whatever state the row strobe put them in. After being written, each pixel sees a potential difference within the “stability window” of 3-7 volts in this example. This feature makes the pixel design illustrated in FIG. 1 stable under the same applied voltage conditions in either an actuated or relaxed pre-existing state. Since each pixel of the interferometric modulator, whether in the actuated or relaxed state, is essentially a capacitor formed by the fixed and moving reflective layers, this stable state can be held at a voltage within the hysteresis window with almost no power dissipation. Essentially no current flows into the pixel if the applied potential is fixed.


In typical applications, a display frame may be created by asserting the set of column electrodes in accordance with the desired set of actuated pixels in the first row. A row pulse is then applied to the row 1 electrode, actuating the pixels corresponding to the asserted column lines. The asserted set of column electrodes is then changed to correspond to the desired set of actuated pixels in the second row. A pulse is then applied to the row 2 electrode, actuating the appropriate pixels in row 2 in accordance with the asserted column electrodes. The row 1 pixels are unaffected by the row 2 pulse, and remain in the state they were set to during the row 1 pulse. This may be repeated for the entire series of rows in a sequential fashion to produce the frame. Generally, the frames are refreshed and/or updated with new display data by continually repeating this process at some desired number of frames per second. A wide variety of protocols for driving row and column electrodes of pixel arrays to produce display frames are also well known and may be used in conjunction with the present invention.


FIGS. 4 and 5A-5B illustrate one possible actuation protocol for creating a display frame on the 3×3 array of FIG. 2. FIG. 4 illustrates a possible set of column and row voltage levels that may be used for pixels exhibiting the hysteresis curves of FIG. 3. In the embodiment shown in FIG. 4, actuating a pixel involves setting the appropriate column to −Vbias, and the appropriate row to +ΔV, which may correspond to −5 volts and +5 volts, respectively. Relaxing the pixel is accomplished by setting the appropriate column to +Vbias, and the appropriate row to the same +ΔV, producing a zero volt potential difference across the pixel. In those rows where the row voltage is held at zero volts, the pixels are stable in whatever state they were originally in, regardless of whether the column is at +Vbias, or −Vbias. As is also illustrated in FIG. 4, it will be appreciated that voltages of opposite polarity than those described above can be used, e.g., actuating a pixel can involve setting the appropriate column to +Vbias, and the appropriate row to −ΔV. In this embodiment, releasing the pixel is accomplished by setting the appropriate column to −Vbias, and the appropriate row to the same −ΔV, producing a zero volt potential difference across the pixel.



FIG. 5B is a timing diagram showing a series of row and column signals applied to the 3×3 array of FIG. 2 which will result in the display arrangement illustrated in FIG. 5A, where actuated pixels are non-reflective. Prior to writing the frame illustrated in FIG. 5A, the pixels can be in any state, and in this example, all the rows are at 0 volts, and all the columns are at +5 volts. With these applied voltages, all pixels are stable in their existing actuated or relaxed states.


In the frame shown in FIG. 5A, pixels (1,1), (1,2), (2,2), (3,2) and (3,3) are actuated. To accomplish this, during a “line time” for row 1, columns 1 and 2 are set to −5 volts, and column 3 is set to +5 volts. This does not change the state of any pixels, because all the pixels remain in the 3-7 volt stability window. Row 1 is then strobed with a pulse that goes from 0, up to 5 volts, and back to zero. This actuates the (1,1) and (1,2) pixels and relaxes the (1,3) pixel. No other pixels in the array are affected. To set row 2 as desired, column 2 is set to −5 volts, and columns 1 and 3 are set to +5 volts. The same strobe applied to row 2 will then actuate pixel (2,2) and relax pixels (2,1) and (2,3). Again, no other pixels of the array are affected. Row 3 is similarly set by setting columns 2 and 3 to −5 volts, and column 1 to +5 volts. The row 3 strobe sets the row 3 pixels as shown in FIG. 5A. After writing the frame, the row potentials are zero, and the column potentials can remain at either +5 or −5 volts, and the display is then stable in the arrangement of FIG. 5A. It will be appreciated that the same procedure can be employed for arrays of dozens or hundreds of rows and columns. It will also be appreciated that the timing, sequence, and levels of voltages used to perform row and column actuation can be varied widely within the general principles outlined above, and the above example is exemplary only, and any actuation voltage method can be used with the systems and methods described herein.



FIG. 6A is a cross section of the embodiment of FIG. 1, where a strip of metal material 14 is deposited on orthogonally extending supports 18. In FIG. 6B, the moveable reflective layer 14 is attached to supports at the corners only, on tethers 32. In FIG. 6C, the moveable reflective layer 14 is suspended from a deformable layer 34, which may comprise a flexible metal. The deformable layer 34 connects, directly or indirectly, to the substrate 20 around the perimeter of the deformable layer 34. These connections are referred to herein as support posts. The embodiment illustrated in FIG. 6D has support post plugs 42 upon which the deformable layer 34 rests. The movable reflective layer 14 remains suspended over the cavity, as in FIGS. 6A-6C, but the deformable layer 34 does not form the support posts by filling holes between the deformable layer 34 and the optical stack 16. Rather, the support posts are formed of a planarization material, which is used to form support post plugs 42. The embodiment illustrated in FIG. 6E is based on the embodiment shown in FIG. 6D, but may also be adapted to work with any of the embodiments illustrated in FIGS. 6A-6C as well as additional embodiments not shown. In the embodiment shown in FIG. 6E, an extra layer of metal or other conductive material has been used to form a bus structure 44. This allows signal routing along the back of the interferometric modulators, eliminating a number of electrodes that may otherwise have had to be formed on the substrate 20.



FIG. 7A and FIG. 7B respectively illustrate cross-section and an exploded view of an embodiment of an interferometric modulator display 700. Referring to FIG. 7A, the interferometric modulator display 700 includes a substrate 702, and an interferometric modulator array comprising a plurality of interferometric modulators 704. The interferometric modulator display 700 further includes a mechanical layer 706 and a plurality of support posts 708 to support the mechanical layer 706. In accordance with the present invention, the plurality of support posts 708 are also operable to act as a waveguide (e.g., to provide a path) to propagate light 710 from a backlight (not shown) through the mechanical layer 706 to the substrate 702. Accordingly, the light 710 can be uniformly dispersed across a viewable area of the interferometric modulator display 700.



FIG. 7B shows an exploded view of the interferometric modulator display 700 according to one embodiment. As shown in FIG. 7B, in one embodiment, the substrate 702 comprises two layers—a first substrate layer 712 and a second substrate layer 714. In one embodiment, both the first substrate layer 712 and the second substrate layer are substantially transparent and/or translucent. For example, the first substrate layer 712 can be glass, silica, and/or alumina, and the second substrate layer 714 can comprise spin-on glass (SOG). In one embodiment, the second substrate layer 714 includes scatterers (or reflectors) 716 to further disperse light 710 (from a backlight (not shown)) more uniformly through the substrate 702. Although scatterers 716 are illustrated as circular, one of skill in the art will recognize that any shape or surface suitable for reflecting, directing or scattering light may be used in the invention, including prisms and thin-film layers for redirecting light. The interferometric modulator display 700 further includes an optical stack 718. In one embodiment, the optical stack 718 comprises several fused layers, including an electrode layer (e.g., indium tin oxide (ITO)), a partially reflective layer (e.g., chromium), and a transparent dielectric. The partially reflective layer can be formed from a variety of materials that are partially reflective such as various metals, semiconductors, and dielectrics. The partially reflective layer can be formed of one or more layers of materials, and each of the layers can be formed of a single material or a combination of materials.


As shown in FIG. 7B, the support posts 708 support the mechanical layer 706 over the optical stack 718 such that the mechanical layer 706 is separated from the optical stack by a transparent medium 720 (e.g., an air gap). In addition, as discussed above, the support posts 708 also provide a path for light 710 from a backlight (not shown) to pass through the mechanical layer 706 and the optical stack 718 to the substrate 702. In one embodiment, a mirror 722 (e.g., an aluminum mirror) deflects the light 710 throughout the substrate 702. The mirror 722 may include a light pipe or any other optical pathway for directing light. Thus, unlike a conventional interferometric modulator display that may have poor lighting uniformity due to a front-lighting scheme, the interferometric modulator display 700 implements a backlighting scheme to more uniformly distribute light across an interferometric modulator display.



FIGS. 8A-8B illustrates a process 800 of fabricating an interferometric modulator display (e.g., interferometric modulator 700) in accordance with one embodiment.


Referring first to FIG. 8A, the process 800 begins with providing a substrate (step 802). Referring to the example of FIG. 9A, a substrate 902 is provided. The substrate 902 can be transparent or not transparent. In one embodiment, the substrate 1102 comprises glass. A glass layer is deposited (step 804). As shown in FIG. 9B, a glass layer 904 is deposited over the substrate 902. In one embodiment, the glass layer 904 includes a plurality of scatterers (or reflectors) 906 for dispersing light, as discussed in greater detail above. The glass layer 904 can comprise spin-on glass (SOG) or any other transparent dielectric material. A conductive layer is formed (step 806). As shown in FIG. 9C, a conductive layer 908 is formed over the glass layer 904. In one embodiment the conductive layer 908 comprises one or more layers and/or films. For example, in one embodiment the conductive layer 908 comprises a conductive layer (e.g., indium tin oxide (ITO)) and a partially reflective layer (e.g., chromium). An oxide layer is deposited (step 808). As shown in FIG. 9D, an oxide layer 910 is deposited over the conductive layer 908. In one embodiment, the oxide layer 910 comprises a silicon oxide compound (SiXOY). A sacrificial layer is deposited (step 810). Referring to FIG. 9E, a sacrificial layer 912 is deposited over the oxide layer 910. In one embodiment, the sacrificial layer 912 comprises molybdenum. In one embodiment, the height of the sacrificial layer 912 determines the amount of spacing between the first conductive layer 908 (or conductive plate) and a second conductive plate (e.g., a mechanical layer discussed below). In one embodiment, the height of the sacrificial layer 912 is substantially (1800 Å-2100 Å).


A mechanical layer is formed (step 812). Referring to the example of FIG. 9F, a mechanical layer 914 is formed over the sacrificial layer 912. In one embodiment, the mechanical layer 914 comprises a movable reflective layer as discussed above. In one embodiment, the mechanical layer 914 comprises aluminum/nickel, and has a height substantially in the range of 1100 Å-1300 Å. After formation of the mechanical layer, the process of forming the support posts for the mechanical layer begins. Accordingly, the mechanical layer is etched (step 812). Referring to the example of FIG. 9G, the mechanical layer 914 is etched at locations where support posts are desired. The sacrificial layer is etched (step 816). As shown in FIG. 9H, (in one embodiment) a greater portion of the sacrificial layer 912 is etched relative to the portion of the mechanical layer 914 that was etched (or removed). In this embodiment, the sacrificial layer 912 is etched a distance d of approximately 0.5-1 μm greater than the mechanical layer 914. The oxide layer is etched (step 818). As shown in FIG. 9I, the oxide layer 910 is etched. The conductive layer is etched (step 820). Referring to FIG. 9J, the conductive layer 908 is etched. The glass layer is etched (step 822). As shown in FIG. 9K, the glass layer 904 is etched to reveal the substrate 902.


A mirror is formed (step 824). As shown in FIG. 9L, a mirror 916 is formed on the substrate 902. In one embodiment, the mirror 916 is formed by deposition of a (thin) metal layer 918 over the mechanical layer 914. In one embodiment, a thickness (or height) of the metal layer 918 is substantially in the range of 50-150 Å. The deposition of the thin metal layer 918 can be implemented through sputtering to achieve a pyramid-like structure for the mirror 916 so that the mirror 916 can deflect a light from a backlight throughout the glass layer 904 and the substrate 902. In one embodiment, the mirror 916 comprises aluminum or other reflective material. A plurality of posts are formed (step 826). As shown by FIG. 9M, posts 920 are formed within the etched portions of the layers of the interferometric modulator display. In one embodiment, the posts 920 are formed using a planarization technique followed by photolithography to remove unwanted portions of the material that comprise the posts 920. The posts 920 can comprise spin-on glass (SOG) or a transparent polymer. The sacrificial layer is released (step 828). Referring to FIG. 9N, the sacrificial layer 912 is released to form an air gap 922 between the mechanical layer 914 and the oxide layer 910. The sacrificial layer 912 can be released through one or more etch holes formed through the metal layer 918 and the mechanical layer 914. The one or more etch holes can be created after formation of the posts 920.



FIGS. 10A and 10B are system block diagrams illustrating an embodiment of a display device 40. The display device 40 can be, for example, a cellular or mobile telephone. However, the same components of display device 40 or slight variations thereof are also illustrative of various types of display devices such as televisions and portable media players.


The display device 40 includes a housing 41, a display 30, an antenna 43, a speaker 44, an input device 48, and a microphone 46. The housing 41 is generally formed from any of a variety of manufacturing processes as are well known to those of skill in the art, including injection molding, and vacuum forming. In addition, the housing 41 may be made from any of a variety of materials, including but not limited to plastic, metal, glass, rubber, and ceramic, or a combination thereof. In one embodiment the housing 41 includes removable portions (not shown) that may be interchanged with other removable portions of different color, or containing different logos, pictures, or symbols.


The display 30 of exemplary display device 40 may be any of a variety of displays, including a bi-stable display, as described herein. In other embodiments, the display 30 includes a flat-panel display, such as plasma, EL, OLED, STN LCD, or TFT LCD as described above, or a non-flat-panel display, such as a CRT or other tube device, as is well known to those of skill in the art. However, for purposes of describing the present embodiment, the display 30 includes an interferometric modulator display, as described herein.


The components of one embodiment of exemplary display device 40 are schematically illustrated in FIG. 10B. The illustrated exemplary display device 40 includes a housing 41 and can include additional components at least partially enclosed therein. For example, in one embodiment, the exemplary display device 40 includes a network interface 27 that includes an antenna 43 which is coupled to a transceiver 47. The transceiver 47 is connected to a processor 21, which is connected to conditioning hardware 52. The conditioning hardware 52 may be configured to condition a signal (e.g. filter a signal). The conditioning hardware 52 is connected to a speaker 45 and a microphone 46. The processor 21 is also connected to an input device 48 and a driver controller 29. The driver controller 29 is coupled to a frame buffer 28, and to an array driver 22, which in turn is coupled to a display array 30. A power supply 50 provides power to all components as required by the particular exemplary display device 40 design.


The network interface 27 includes the antenna 43 and the transceiver 47 so that the exemplary display device 40 can communicate with one or more devices over a network. In one embodiment the network interface 27 may also have some processing capabilities to relieve requirements of the processor 21. The antenna 43 is any antenna known to those of skill in the art for transmitting and receiving signals. In one embodiment, the antenna transmits and receives RF signals according to the IEEE 802.11 standard, including IEEE 802.11(a), (b), or (g). In another embodiment, the antenna transmits and receives RF signals according to the BLUETOOTH standard. In the case of a cellular telephone, the antenna is designed to receive CDMA, GSM, AMPS or other known signals that are used to communicate within a wireless cell phone network. The transceiver 47 pre-processes the signals received from the antenna 43 so that they may be received by and further manipulated by the processor 21. The transceiver 47 also processes signals received from the processor 21 so that they may be transmitted from the exemplary display device 40 via the antenna 43.


In an alternative embodiment, the transceiver 47 can be replaced by a receiver. In yet another alternative embodiment, network interface 27 can be replaced by an image source, which can store or generate image data to be sent to the processor 21. For example, the image source can be a digital video disc (DVD) or a hard-disc drive that contains image data, or a software module that generates image data.


Processor 21 generally controls the overall operation of the exemplary display device 40. The processor 21 receives data, such as compressed image data from the network interface 27 or an image source, and processes the data into raw image data or into a format that is readily processed into raw image data. The processor 21 then sends the processed data to the driver controller 29 or to frame buffer 28 for storage. Raw data typically refers to the information that identifies the image characteristics at each location within an image. For example, such image characteristics can include color, saturation, and gray-scale level.


In one embodiment, the processor 21 includes a microcontroller, CPU, or logic unit to control operation of the exemplary display device 40. Conditioning hardware 52 generally includes amplifiers and filters for transmitting signals to the speaker 45, and for receiving signals from the microphone 46. Conditioning hardware 52 may be discrete components within the exemplary display device 40, or may be incorporated within the processor 21 or other components.


The driver controller 29 takes the raw image data generated by the processor 21 either directly from the processor 21 or from the frame buffer 28 and reformats the raw image data appropriately for high speed transmission to the array driver 22. Specifically, the driver controller 29 reformats the raw image data into a data flow having a raster-like format, such that it has a time order suitable for scanning across the display array 30. Then the driver controller 29 sends the formatted information to the array driver 22. Although a driver controller 29, such as a LCD controller, is often associated with the system processor 21 as a stand-alone Integrated Circuit (IC), such controllers may be implemented in many ways. They may be embedded in the processor 21 as hardware, embedded in the processor 21 as software, or fully integrated in hardware with the array driver 22.


Typically, the array driver 22 receives the formatted information from the driver controller 29 and reformats the video data into a parallel set of waveforms that are applied many times per second to the hundreds and sometimes thousands of leads coming from the display's x-y matrix of pixels.


In one embodiment, the driver controller 29, array driver 22, and display array 30 are appropriate for any of the types of displays described herein. For example, in one embodiment, driver controller 29 is a conventional display controller or a bi-stable display controller (e.g., an interferometric modulator controller). In another embodiment, array driver 22 is a conventional driver or a bi-stable display driver (e.g., an interferometric modulator display driver). In one embodiment, a driver controller 29 is integrated with the array driver 22. Such an embodiment is common in highly integrated systems such as cellular phones, watches, and other small area displays. In yet another embodiment, display array 30 is a typical display array or a bi-stable display array (e.g., a display including an array of interferometric modulators).


The input device 48 allows a user to control the operation of the exemplary display device 40. In one embodiment, input device 48 includes a keypad, such as a QWERTY keyboard or a telephone keypad, a button, a switch, a touch-sensitive screen, a pressure- or heat-sensitive membrane. In one embodiment, the microphone 46 is an input device for the exemplary display device 40. When the microphone 46 is used to input data to the device, voice commands may be provided by a user for controlling operations of the exemplary display device 40.


Power supply 50 can include a variety of energy storage devices as are well known in the art. For example, in one embodiment, power supply 50 is a rechargeable battery, such as a nickel-cadmium battery or a lithium ion battery. In another embodiment, power supply 50 is a renewable energy source, a capacitor, or a solar cell, including a plastic solar cell, and solar-cell paint. In another embodiment, power supply 50 is configured to receive power from a wall outlet.


In some embodiments control programmability resides, as described above, in a driver controller which can be located in several places in the electronic display system. In some cases control programmability resides in the array driver 22. Those of skill in the art will recognize that the above-described optimization may be implemented in any number of hardware and/or software components and in various configurations.


Various implementations of an interferometric modulator display have been described. Nevertheless, one of ordinary skill in the art will readily recognize that there that various modifications may be made to the implementations, and any variation would be within the spirit and scope of the present invention. For example, the process steps described above in connection with FIGS. 8A-8B may be performed in a different order and still achieve desirable results. In addition, the substrate can be treated so that scatterers are embedded within the substrate. Further, processes for creating etch hole (e.g., to release a sacrificial layer) are compatible with process steps discussed above. Accordingly, many modifications may be made by one of ordinary skill in the art without de parting from the spirit can scope of the following claims.

Claims
  • 1. A micro electromechanical system (MEMS) comprising: a transparent substrate; anda plurality of interferometric modulators comprising:an optical stack coupled to the transparent substrate;a reflective layer over the optical stack;one or more posts to support the reflective layer and to provide a path for light to pass through the one or more posts for lighting the interferometric modulators;one or more mirrors arranged to direct the light from the one or more posts toward a layer of transparent or translucent material disposed beneath the optical stack; anda plurality of light scatterers or reflectors disposed with respect to said layer of transparent or translucent material beneath the optical stack to redirect the light passing through the one or more posts into the optical stack and the reflective layer.
  • 2. The MEMS of claim 1, wherein the layer of transparent or translucent material disposed beneath the optical stack comprises a glass layer between the transparent substrate and the optical stack.
  • 3. The MEMS of claim 2, wherein the glass layer comprises first spin-on glass (SOG) including the plurality of scatterers or reflectors.
  • 4. The MEMS of claim 3, wherein the one or more posts comprise a transparent polymer or second spin-on glass (SOG).
  • 5. The MEMS of claim 1, wherein the one or more posts extend from the substrate through the reflective layer.
  • 6. The MEMS of claim 1, as a display system, further comprising: a display including the MEMS;a processor that is in electrical communication with the display, the processor being configured to process image data; anda memory device in electrical communication with the processor.
  • 7. The display system of claim 6, further comprising: a backlight coupled to the display for providing light to the interferometric modulators, the backlight being located on a side of the reflective layer opposite of the transparent substrate.
  • 8. The display system of claim 6, further comprising: a first controller configured to send at least one signal to the display; anda second controller configured to send at least a portion of the image data to the first controller.
  • 9. The display system of claim 6, further comprising an image source module configured to send the image data to the processor.
  • 10. The display system of claim 9, wherein the image source module comprises at least one of a receiver, transceiver, and transmitter.
  • 11. The display system of claim 6, further comprising an input device configured to receive input data and to communicate the input data to the processor.
  • 12. The MEMS of claim 1, wherein the one or more mirrors are disposed at a lower end of said one or more posts.
  • 13. The MEMS of claim 12, wherein the one or more mirrors comprises a sloped surface.
  • 14. The MEMS of claim 12, wherein the one or more mirrors is arranged such that light can pass through the one or more posts in a first direction generally perpendicular to the substrate and be reflected by the one or more mirrors in a second direction generally parallel to the substrate beneath the optical stack.
  • 15. The MEMS of claim 1, wherein the layer of light transparent or translucent material comprises the plurality of scatterers or reflectors therein.
  • 16. The method of claim 15, wherein the one or more mirrors are formed at a lower end of said one or more posts.
  • 17. The method of claim 15, wherein the one or more mirrors are formed to include a sloped surface.
  • 18. The method of claim 15, wherein the one or more mirrors are formed such that light can pass through the one or more posts in a first direction generally perpendicular to the substrate and be reflected by the one or more mirrors in a second direction generally parallel to the substrate beneath the optical stack.
  • 19. A micromechanical system (MEMS) comprising: a transparent substrate means; anda plurality of means for interferometrically modulating light comprising:an optical stack means coupled to the transparent substrate means;a moveable means for reflecting over the optical stack means;means for supporting the moveable reflecting means and for providing a path for light through the supporting means for lighting the interferometric modulator means;one or more mirror means arranged to direct the light from supporting means toward a region disposed beneath the optical stack means; anda plurality of means for scattering or reflecting disposed in said region beneath the optical stack means to direct the light passing through the supporting means into the optical stack means and the moveable reflecting means.
  • 20. The MEMS of claim 19, wherein the region disposed beneath the optical stack means comprises a glass layer between the transparent substrate means and the optical stack means, the glass layer comprising the plurality of scattering or reflecting means.
  • 21. The MEMS of claim 20, wherein the glass layer comprises first spin-on glass (SOG) including the plurality of scattering or reflecting means.
  • 22. The MEMS of claim 21, wherein the supporting means comprises a transparent polymer or second spin-on glass (SOG).
  • 23. The MEMS of claim 20, wherein the supporting means extends from the optical stack means through the moveable reflecting means.
  • 24. A method for providing light in a microelectromechanical system (MEMS), the method comprising: providing a transparent substrate; andforming a plurality of interferometric modulators including:coupling an optical stack to the transparent substrate;forming a reflective layer over the optical stack;forming one or more posts to support the reflective layer and to provide a path for light to pass through the one or more posts for lighting the interferometric modulators;forming one or more mirrors arranged to direct the light from the one or more posts toward a region disposed beneath the optical stack; andforming a plurality of scatterers or reflectors disposed in said region beneath the optical stack to redirect the light passing through the one or more posts into the optical stack and the reflective layer.
  • 25. The method of claim 24, further comprising forming a glass layer between the transparent substrate and the optical stack so as to define the region disposed beneath the optical stack, the glass layer including the plurality of scatterers or reflectors.
  • 26. The method of claim 25, wherein the glass layer comprises first spin-on glass (SOG) including the plurality of scatterers.
  • 27. The method of claim 25, wherein the one or more posts extend from the optical stack through the reflective layer.
  • 28. An interferometric modulator display device manufactured in accordance with the method of claim 24.
  • 29. The method of claim 24, wherein a layer of light transparent or translucent material is formed to include the plurality of scatterers or reflectors therein.
US Referenced Citations (292)
Number Name Date Kind
3439973 Paul et al. Apr 1969 A
3813265 Marks May 1974 A
3886310 Guldberg May 1975 A
3924929 Holmen Dec 1975 A
4287449 Takeda et al. Sep 1981 A
4375312 Tangonan Mar 1983 A
4378567 Mir Mar 1983 A
4421381 Ueda et al. Dec 1983 A
4441791 Hornbeck Apr 1984 A
4850682 Gerritsen Jul 1989 A
4974942 Gross Dec 1990 A
5142414 Koehler Aug 1992 A
5164858 Aguilera, Jr. et al. Nov 1992 A
5226099 Mignardi et al. Jul 1993 A
5291314 Agranat Mar 1994 A
5326426 Tam et al. Jul 1994 A
5339179 Rudisill Aug 1994 A
5452385 Izumi Sep 1995 A
5467417 Nakamura Nov 1995 A
5474865 Vasudev Dec 1995 A
5481385 Zimmerman et al. Jan 1996 A
5515184 Caulfield May 1996 A
5550373 Cole Aug 1996 A
5579149 Moret et al. Nov 1996 A
5592332 Nishio Jan 1997 A
5594830 Winston Jan 1997 A
5606441 Florence et al. Feb 1997 A
5638084 Kalt Jun 1997 A
5647036 Deacon et al. Jul 1997 A
5650865 Smith Jul 1997 A
5659410 Koike Aug 1997 A
5671994 Tai et al. Sep 1997 A
5703667 Ochiai Dec 1997 A
5735590 Kashima Apr 1998 A
5754260 Ooi May 1998 A
5771321 Stern et al. Jun 1998 A
5783614 Chen Jul 1998 A
5810464 Ishikawa Sep 1998 A
5815229 Shapiro et al. Sep 1998 A
5835255 Miles Nov 1998 A
5854872 Tai Dec 1998 A
5883684 Millikan Mar 1999 A
5892598 Asakawa Apr 1999 A
5913594 Limura Jun 1999 A
5914804 Goossen et al. Jun 1999 A
5920417 Johnson Jul 1999 A
5933183 Enomoto et al. Aug 1999 A
5982540 Koike Nov 1999 A
5991073 Woodgate Nov 1999 A
6014192 Lehureau Jan 2000 A
6040937 Miles Mar 2000 A
6048071 Sawayama Apr 2000 A
6049317 Thompson et al. Apr 2000 A
6055090 Miles et al. Apr 2000 A
6073034 Jacobsen Jun 2000 A
6074069 Chao-Ching Jun 2000 A
6091469 Naito Jul 2000 A
6099134 Taniguchi Aug 2000 A
6128077 Jovin Oct 2000 A
6195196 Kimura et al. Feb 2001 B1
6196691 Ochiai Mar 2001 B1
6199989 Maeda Mar 2001 B1
6211976 Popovich Apr 2001 B1
6232937 Jacobsen May 2001 B1
6273577 Goto Aug 2001 B1
6282010 Sulzbach et al. Aug 2001 B1
6285424 Yoshida Sep 2001 B1
6288824 Kastalsky Sep 2001 B1
6292504 Halmos Sep 2001 B1
6342970 Sperger et al. Jan 2002 B1
6356378 Huibers Mar 2002 B1
6377233 Colgan et al. Apr 2002 B2
6381022 Zavracky Apr 2002 B1
6412969 Torihara Jul 2002 B1
6448709 Chuang et al. Sep 2002 B1
6454452 Sasagawa Sep 2002 B1
6466354 Gudeman Oct 2002 B1
6512626 Schmidt Jan 2003 B1
6519073 Goossen Feb 2003 B1
6522794 Bischel et al. Feb 2003 B1
6574033 Chui Jun 2003 B1
6582095 Toyoda Jun 2003 B1
6592234 Epstein et al. Jul 2003 B2
6597490 Tayebati Jul 2003 B2
6598987 Parikka Jul 2003 B1
6630786 Cummings et al. Oct 2003 B2
6636322 Terashita Oct 2003 B1
6636358 Umemoto Oct 2003 B2
6642913 Kimura et al. Nov 2003 B1
6650455 Miles Nov 2003 B2
6657683 Richard Dec 2003 B2
6669350 Yamashita Dec 2003 B2
6674562 Miles Jan 2004 B1
6680792 Miles Jan 2004 B2
6683693 O Tsuka et al. Jan 2004 B1
6693690 Umemoto Feb 2004 B2
6709123 Flohr Mar 2004 B2
6738194 Ramirez May 2004 B1
6741377 Miles May 2004 B2
6742921 Umemoto Jun 2004 B2
6751023 Umemoto Jun 2004 B2
6761461 Mizutani Jul 2004 B2
6773126 Hatjasalo Aug 2004 B1
6774962 Yoon Aug 2004 B2
6792293 Awan Sep 2004 B1
6794119 Miles Sep 2004 B2
6819380 Wen Nov 2004 B2
6822745 De Groot Nov 2004 B2
6829258 Carlisle et al. Dec 2004 B1
6841787 Almogy Jan 2005 B2
6844953 Reboa Jan 2005 B2
6844959 Huibers Jan 2005 B2
6853418 Suzuki Feb 2005 B2
6862141 Olczak Mar 2005 B2
6865312 Niv et al. Mar 2005 B2
6879354 Sawayama Apr 2005 B1
6880959 Houston Apr 2005 B2
6882461 Tsai et al. Apr 2005 B1
6897855 Matthies May 2005 B1
6912022 Lin Jun 2005 B2
6930816 Mochizuki Aug 2005 B2
6961045 Tsao Nov 2005 B2
6964484 Gupta et al. Nov 2005 B2
6967779 Fadel Nov 2005 B2
6970031 Martin et al. Nov 2005 B1
7002726 Patel et al. Feb 2006 B2
7009754 Huibers Mar 2006 B2
7018088 Yu Mar 2006 B2
7061226 Durr Jun 2006 B2
7064875 Kawano et al. Jun 2006 B2
7072093 Piehl et al. Jul 2006 B2
7072096 Holman Jul 2006 B2
7113339 Taguchi Sep 2006 B2
7123216 Miles Oct 2006 B1
7138984 Miles Nov 2006 B1
7142347 Islam Nov 2006 B2
7156546 Higashiyama Jan 2007 B2
7161136 Wenstrand Jan 2007 B1
7161730 Floyd Jan 2007 B2
7187489 Miles Mar 2007 B2
7206133 Cassarly Apr 2007 B2
7218429 Batchko May 2007 B2
7262916 Kao Aug 2007 B2
7342709 Lin Mar 2008 B2
7349139 Chui Mar 2008 B2
7349141 Tung Mar 2008 B2
7355780 Chui Apr 2008 B2
7359011 Hamada Apr 2008 B2
7366393 Cassarly Apr 2008 B2
7369294 Gally May 2008 B2
7380970 Hwang Jun 2008 B2
7389476 Senda et al. Jun 2008 B2
7417784 Sasagawa Aug 2008 B2
7450295 Tung Nov 2008 B2
7515336 Lippey et al. Apr 2009 B2
20010010630 Umemoto Aug 2001 A1
20010019380 Ishihara Sep 2001 A1
20010019479 Nakabayashi et al. Sep 2001 A1
20010022636 Yang Sep 2001 A1
20010030861 Oda Oct 2001 A1
20010049061 Nakagaki Dec 2001 A1
20010055208 Kimura Dec 2001 A1
20020006036 Egawa Jan 2002 A1
20020024711 Miles Feb 2002 A1
20020034071 Mabuchi Mar 2002 A1
20020044445 Bohler Apr 2002 A1
20020054258 Kondo May 2002 A1
20020054424 Miles May 2002 A1
20020080465 Han Jun 2002 A1
20020106182 Kawashima Aug 2002 A1
20020126364 Miles Sep 2002 A1
20020135560 Akaoka Sep 2002 A1
20020149584 Simpson Oct 2002 A1
20020154256 Gotoh Oct 2002 A1
20020167730 Needham Nov 2002 A1
20020172039 Inditsky Nov 2002 A1
20030012009 Suzuki Jan 2003 A1
20030016930 Inditsky Jan 2003 A1
20030030764 Lee Feb 2003 A1
20030043157 Miles Mar 2003 A1
20030067760 Jagt Apr 2003 A1
20030071947 Shiraogawa Apr 2003 A1
20030072070 Miles Apr 2003 A1
20030083429 Smith May 2003 A1
20030090887 Igarashi May 2003 A1
20030095401 Hanson et al. May 2003 A1
20030098957 Haldiman May 2003 A1
20030099118 Saitoh May 2003 A1
20030103344 Niida Jun 2003 A1
20030107692 Sekiguchi Jun 2003 A1
20030151821 Favalora Aug 2003 A1
20030160919 Suzuki et al. Aug 2003 A1
20030161040 Ishii Aug 2003 A1
20030169385 Okuwaki Sep 2003 A1
20030184690 Ogiwara Oct 2003 A1
20030193630 Chiou Oct 2003 A1
20030210222 Ogiwara et al. Nov 2003 A1
20030210363 Yasukawa et al. Nov 2003 A1
20030210367 Nakano Nov 2003 A1
20030214728 Olczak Nov 2003 A1
20040001169 Saiki Jan 2004 A1
20040017599 Yang Jan 2004 A1
20040027315 Senda et al. Feb 2004 A1
20040027626 Yamauchi Feb 2004 A1
20040027636 Miles Feb 2004 A1
20040032401 Nakazawa Feb 2004 A1
20040042233 Suzuki Mar 2004 A1
20040051929 Sampsell et al. Mar 2004 A1
20040066477 Morimoto et al. Apr 2004 A1
20040070711 Wen et al. Apr 2004 A1
20040080807 Chen et al. Apr 2004 A1
20040080938 Holman et al. Apr 2004 A1
20040085748 Sugiura May 2004 A1
20040100796 Ward May 2004 A1
20040109305 Chisholm Jun 2004 A1
20040115339 Ito Jun 2004 A1
20040125048 Fukuda et al. Jul 2004 A1
20040125281 Lin Jul 2004 A1
20040170373 Kim Sep 2004 A1
20040175577 Lin et al. Sep 2004 A1
20040207995 Park Oct 2004 A1
20040217919 Piehl et al. Nov 2004 A1
20040218251 Piehl et al. Nov 2004 A1
20040218390 Holman et al. Nov 2004 A1
20040228112 Takata Nov 2004 A1
20040246743 Lee Dec 2004 A1
20050002082 Miles Jan 2005 A1
20050024557 Lin Feb 2005 A1
20050024849 Parker Feb 2005 A1
20050041175 Akiyama Feb 2005 A1
20050046011 Chen Mar 2005 A1
20050046919 Taguchi Mar 2005 A1
20050069254 Schultheis Mar 2005 A1
20050120553 Brown Jun 2005 A1
20050133761 Thielemans Jun 2005 A1
20050141065 Masamoto Jun 2005 A1
20050146897 Mimura Jul 2005 A1
20050179977 Chui et al. Aug 2005 A1
20050195175 Anderson Sep 2005 A1
20050195370 Gore Sep 2005 A1
20050195468 Sampsell Sep 2005 A1
20050231977 Hayakawa Oct 2005 A1
20050248524 Feng Nov 2005 A1
20050258524 Miyaki et al. Nov 2005 A1
20050259939 Rinko Nov 2005 A1
20050286113 Miles Dec 2005 A1
20060001942 Chui Jan 2006 A1
20060002141 Ouderkirk Jan 2006 A1
20060024017 Page Feb 2006 A1
20060044523 Teijido Mar 2006 A1
20060050032 Gunner Mar 2006 A1
20060051048 Gardiner Mar 2006 A1
20060066511 Chui Mar 2006 A1
20060066586 Gally et al. Mar 2006 A1
20060066783 Sampsell Mar 2006 A1
20060066935 Cummings Mar 2006 A1
20060067600 Gally et al. Mar 2006 A1
20060067651 Chui Mar 2006 A1
20060077123 Gally Apr 2006 A1
20060077154 Gally et al. Apr 2006 A1
20060077509 Tung et al. Apr 2006 A1
20060077510 Chui et al. Apr 2006 A1
20060077522 Kothari Apr 2006 A1
20060109682 Ko et al. May 2006 A1
20060126142 Choi Jun 2006 A1
20060132383 Gally et al. Jun 2006 A1
20060181903 Okuwaki Aug 2006 A1
20060198013 Sampsell Sep 2006 A1
20060209012 Hagood, IV Sep 2006 A1
20060209384 Chui et al. Sep 2006 A1
20060209385 Liu et al. Sep 2006 A1
20060215958 Yeo Sep 2006 A1
20060262562 Fukasawa Nov 2006 A1
20060265919 Huang Nov 2006 A1
20070042524 Kogut Feb 2007 A1
20070116424 Ting May 2007 A1
20070201234 Ottermann Aug 2007 A1
20070241340 Pan Oct 2007 A1
20070268695 Seetzen Nov 2007 A1
20070292091 Fujii Dec 2007 A1
20070297191 Sampsell Dec 2007 A1
20080049450 Sampsell Feb 2008 A1
20080084600 Bita et al. Apr 2008 A1
20080084602 Xu et al. Apr 2008 A1
20080100900 Chui May 2008 A1
20080112039 Chui May 2008 A1
20080137175 Lin Jun 2008 A1
20080151347 Chui Jun 2008 A1
20080180777 Tung Jul 2008 A1
20080180956 Gruhlke Jul 2008 A1
20080218834 Wang Sep 2008 A1
20080267572 Sampsell Oct 2008 A1
Foreign Referenced Citations (126)
Number Date Country
1272922 Nov 2000 CN
1286424 Mar 2001 CN
1381752 Nov 2002 CN
196 22 748 Dec 1997 DE
199 42 513 Mar 2001 DE
102 28 946 Jan 2004 DE
102007025092 May 2009 DE
0 278 038 Aug 1988 EP
0590511 Apr 1994 EP
0 822 441 Feb 1998 EP
0 855 745 Jul 1998 EP
0 879 991 Nov 1998 EP
0 957 392 Nov 1999 EP
1 014 161 Jun 2000 EP
1 081 633 Mar 2001 EP
1 089 115 Apr 2001 EP
1 127 984 Aug 2001 EP
1 143 270 Oct 2001 EP
1 199 512 Apr 2002 EP
1 271 223 Jun 2002 EP
1251454 Oct 2002 EP
1 296 094 Mar 2003 EP
1 306 609 May 2003 EP
1 329 664 Jul 2003 EP
1 336 876 Aug 2003 EP
1 341 025 Sep 2003 EP
1 347 315 Sep 2003 EP
1 389 775 Feb 2004 EP
1 413 543 Apr 2004 EP
1 445 629 Aug 2004 EP
1 450 418 Aug 2004 EP
1 519 218 Mar 2005 EP
1 531 302 May 2005 EP
1 544 537 Jun 2005 EP
1 577 701 Sep 2005 EP
1 640 314 Mar 2006 EP
1 640 770 Mar 2006 EP
1 640 779 Mar 2006 EP
1 640 780 Mar 2006 EP
1 698 918 Sep 2006 EP
1 734 401 Dec 2006 EP
1 748 305 Jan 2007 EP
1 988 332 Nov 2008 EP
1 988 333 Nov 2008 EP
2 040 114 Mar 2009 EP
2 260 203 Apr 1993 GB
2278222 Nov 1994 GB
2321532 Jul 1998 GB
2 331 615 May 1999 GB
62-009317 Jan 1987 JP
04-081816 Mar 1992 JP
05 281479 Oct 1993 JP
05-281479 Oct 1993 JP
09 022012 Jan 1997 JP
09 160032 Jun 1997 JP
09 311333 Dec 1997 JP
11174234 Jul 1999 JP
11 232919 Aug 1999 JP
2000 075293 Mar 2000 JP
2000 193933 Jul 2000 JP
2000 305074 Nov 2000 JP
2001-305312 Oct 2001 JP
2001 343514 Dec 2001 JP
2002-174780 Jun 2002 JP
2002-523798 Jul 2002 JP
2002 245835 Aug 2002 JP
2003 007114 Jan 2003 JP
2003 066451 Mar 2003 JP
2003 131215 May 2003 JP
2003 173713 Jun 2003 JP
2003-188959 Jul 2003 JP
2003-215475 Jul 2003 JP
2003-233024 Aug 2003 JP
2003 233024 Aug 2003 JP
2003-315694 Nov 2003 JP
2006 107993 Apr 2006 JP
2003-29769 Apr 2003 KR
WO 9501584 Jan 1995 WO
WO 9608833 Mar 1996 WO
WO 9701240 Jan 1997 WO
WO 9717628 May 1997 WO
WO 9819201 May 1998 WO
WO 9963394 Dec 1999 WO
WO 0011502 Mar 2000 WO
WO 0129148 Apr 2001 WO
WO 0157434 Aug 2001 WO
WO 0184228 Nov 2001 WO
WO 0184229 Nov 2001 WO
WO 0271132 Sep 2002 WO
WO 02097324 Dec 2002 WO
WO 03007049 Jan 2003 WO
WO 03056876 Jul 2003 WO
WO 03062912 Jul 2003 WO
WO 03075207 Sep 2003 WO
WO 2003105198 Dec 2003 WO
WO 2004003643 Jan 2004 WO
WO 2004006003 Jan 2004 WO
WO 2004015489 Feb 2004 WO
WO 04027514 Apr 2004 WO
WO 2004088372 Oct 2004 WO
WO 2004114418 Dec 2004 WO
WO 2005011012 Feb 2005 WO
WO 2005088367 Sep 2005 WO
WO 2005111669 Nov 2005 WO
WO 2006008702 Jan 2006 WO
WO 2006036451 Apr 2006 WO
WO 2007094558 Aug 2007 WO
WO 2008027275 Mar 2008 WO
WO 2008039229 Apr 2008 WO
WO 2008045200 Apr 2008 WO
WO 2008045207 Apr 2008 WO
WO 2008045218 Apr 2008 WO
WO 2008045224 Apr 2008 WO
WO 2008045310 Apr 2008 WO
WO 2008045311 Apr 2008 WO
WO 2008045312 Apr 2008 WO
WO 2008045362 Apr 2008 WO
WO 2008045363 Apr 2008 WO
WO 2008045364 Apr 2008 WO
WO 2008045462 Apr 2008 WO
WO 2008045463 Apr 2008 WO
WO 2008045222 Apr 2008 WO
WO 2008069877 Jun 2008 WO
WO 2008109620 Sep 2008 WO
WO 2008137299 Nov 2008 WO
WO 2008145096 Dec 2008 WO
Related Publications (1)
Number Date Country
20070196040 A1 Aug 2007 US