This application is a continuation of application Ser. No. 07/844,060, filed on Mar. 2, 1992, now abandoned.
Number | Name | Date | Kind |
---|---|---|---|
3854125 | Ehling et al. | Dec 1974 | |
4707833 | Tamaru | Nov 1987 | |
4710931 | Bellay et al. | Dec 1987 | |
4791358 | Sauerwald et al. | Dec 1988 | |
4963824 | Hsieh et al. | Oct 1990 | |
4967142 | Sauerwald et al. | Oct 1990 | |
5029166 | Jarwala et al. | Jul 1991 | |
5056093 | Whetrel | Oct 1991 | |
5115435 | Langford, II et al. | May 1992 | |
5132635 | Kennedy | Jul 1992 | |
5155732 | Jarwala et al. | Oct 1992 | |
5173377 | Robinson et al. | Dec 1992 |
Number | Date | Country |
---|---|---|
2225866 | Jun 1990 | GBX |
Entry |
---|
IEEE Standard Test Access Port and Boundary Scan Architecture, Chapter 1, May 21, 1990, IEEE, New York, N.Y. |
IBM Technical Disclosure Bulletin, vol. 34, No. 10A, Mar. 1992, New York, N.Y., pp. 178-179, "I/O Logic Test." |
Patent Abstracts of Japan, vol. 016, No. 060 (p. 1312)14, Feb. 1992, & JP-A-32 57 385 (Fujitsu), Nov. 15, 1991. |
Microprocessor and Microsystems, vol. 15, No. 2, Mar. 1991, London GB, pp. 82-90, A. J. van de Goor et al., "A Low-Cost Tester for Boundary Scan." |
Number | Date | Country | |
---|---|---|---|
Parent | 844060 | Mar 1992 |