Smith et al, "Implementing Precise Interrupts in Pipelined Processors", IEEE, vol. 37, No. 5, May 1988, pp. 562-573. |
"Programmable DSP Architecture", Lee, IEEE ASSP Magazine vol. 6, Iss 1, pp. 4-14, Jan. 1989. |
"CPC--An Architecture Suited for Josephson and Pipelined Memory Machines", Shimizu et al., IEEE Compt, vol. 38, No. 6, Jun. 1989, pp. 825-832. |
"Performance Comparison of Load/Store and Symetric Instruction Set Architectures" Alpert et al, IEEE Compt, pp. 172-181, May 1990. |
"A Strategy for Avoiding Pipeline Interlock Delays in a Microprocessor", Yoshida et al, IEEE Compt., pp. 14-19, Sep. 1990. |
Abraham et al., "Instruction Reorganization for a Variable-Length Pipelined Microprocessor", IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp. 96-101, Oct. 1988. |
"Roll-Back Interrupt Method for Out-of -Order Execution of System Programs", IBM Technical Disclosure Bulletin, vol. 32, No. 5A, Oct. 1989. |
"Pipeline Processor Exception Control Mechanism", IBM Technical Disclosure Bulletin, vol. 24, No. 11A, Apr. 1982. |