Cheng, “On Removing Redundancy in Sequential Circuits”, Proceedings of the 28 ACM/IEEE Design Automation Conference, pp. 164-169, 1991. |
Ashar et al, “Irredundant Interacting Sequential Machines Via Optimal Logic Synthesis”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 311-325, 1991. |
Baumgartner et al, “An Overview and Application of Model Reduction Techniques in Formal Verification”, IEEE International Performance, Computing, and Communications, pp. 165-171, Feb. 1998. |
Dordick, “A Chip Verification On a Large Scale”, IBM Research Magazine, Issue 2, 1996, found at: http://www.research.ibm.com/resources/magazine/1996/issue_2/verify296.html. |