Variyam et al, “Specification-driven test design for analog circuits”, IEEE, 1998.* |
C.J.B. Spanos & S.W. Director, “Parameter Extraction for Statistical IC Process Characterization,” IEEE Transactions on Computer-Aided Design, vol. 5, Cad-5 (Jan. 1986) 66-78. |
G. Freeman, W. Lukaszek & J.Y.C. Pan, “Merlin: A Device Diagnosis System Based on Recursive Inverse Approximation,” IEEE Transactions on Semiconductor Manufacturing, vol. 6, No. 4 (Nov. 1993) 306-317. |
M. Qu & M.A. Styblinski, “Parameter Extraction for Statistical IC Modeling Based on Recursive Inverse Approximation,” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol. 6, No. 11 (Nov. 1997) 1250-1259. |
S. Cherubal & A. Chatterjee, “Parametric Fault Diagnosis for Analog Systems Using Functional Mapping,” Proceedings, Design, Automation and Test in Europe (1999) 195-200. |
E. Liu, W. Kao, E. Felt & A. Sangiovanni-Vincentelli, “Analog Testability Analysis and Fault Diagnosis Using Behavioral Modeling,” Proceedings, IEEE Custom Integrated Circuits Conference (1994) 413-416. |
D.A. Coley. |
S. Chakrabarti & A. Chatterjee, “Partial Simulation-Driven Test Generation for Fault Detection and Diagnosis in Analog Circuits,” Proceedings, ICCAD (2000) 562-567. |
P.N. Variyam & A. Chatterjee, “Specification-Driven Test design for Analog Circuits,” International Symposium on Defect and Fault Tolerance in VLSI Systems (1998) 335-340. |
P.N. Variyam & A. Chatterjee, “Test Generation for Comprehensive Testing of Linear Analog Circuits Using Transient Response Sampling,” International Conference on Computer-Aided Design (1997) 382-385. |
R. Voorakaranam & A. Chatterjee, “Test Generation for Accurate Prediction of Analog Specifications,” Proceedings, IEEE VLSI Test Symposium (2000) 137-142. |
J.H. Friedman, “Multivariate Adaptive Regressions Splines,” The Annals of Statistics vol. 19, No. 1, 1-141. |
B. Kaminska, K. Arabi, I. Bell, P. Goeteti, J.L. Huertas, B. Kim, A. Rueda and M. Soma, “Analog and Mixed-Signal Benchmark Circuits—First Release,” Proceedings, International Test Conference (1997)183-190. |
S. Cherubal & A. Chatterjee, “Optimal INL/DNL Testing of ADCs Using a Linear Model,” Proceedings, International Test Conference (2000). |
G.N. Stenbakken & T.M. Souders, “Test-Point Selection and Testability Mesures via QR Factorization of Linear Models,” IEEE Transactions on Instrumentation and Measurement, vol. IM-36, No. 2 (Jun. 1987) 406-410. |
T.M. Souders & G.N. Stenbakken, “A Comprehensive Approach to Modeling and Testing of Mixed-Signal Devices,” Proceeding of IEEE International Test Conference (1990) 169-176. |
G.N. Stenbakken & T.M. Souders, “Linear Error Modeling of Analog and Mixed-Signal Devices,” Proceeding of IEEE International Test Conference (1991) 573-581. |
G.N. Stenbakken & T.M. Souders, “Developing Linear Error Models for Analgo Devices,” IEEE Transactions on Instrumentation and Measurements, vol. 43, No. 2 (Apr. 194) 157-163. |
T.D. Lyons, “The Production Implementation of a Linear Error Modeling Technique,” Proceeding of IEEE International Test Conference (1992) 399-404. |
P.D. Capofreddit & B.A. Wooley, “The Use of Linear Models in A/D Converter Testing,” IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 44, No. 12 (Dec. 1997) 1105-1113. |
P.D. Capofreddit & B.A. Wooley, “The Use of Linear Models for the Efficient and Accurate Testing of A/D Converters,” Proceeding of IEEE International Test Conference (1995) 54-60. |
L. Blair, “Histogram Measurement of ADC Nonlinearities Using Sine Waves,” IEEE Transactions on Instrumentation Measurement, vol. 43, No. 3 (Jun. 1994) 373-383. |
P. Carbone & D. Petri, “Noise Sensitivity of ADC Histogram Test,” IEEE Instrumentation and Measurement Technology Conference (1998) 88-91. |
S. Cherubal & A. Chatterjee, “Test Generation Based Diagnosis of Device Parameters for Analog Circuits,” IEEE (2001) 596-602. |
N.B. Hamida & B. Kaminska, “Analog Circuit Testing Based on Sensitivity Computation and New Circuit Modeling,” Proceeding, International Test Conference (1993) 331-343. |
G. Devarayanadurg & M. Soma, “Dynamic Test Signal Design for Analog Ics,” Proceedings, International Conference on Computer-Aided Design (1995) 627-629. |
H.H. Zheng, A. Balivada & J. A. Abraham, “A Novel Test Generation Approach for Parametric Faults in Linear Analog Circuits,” VLSI Test Symposium (1996) 470-475. |
N. Nagi, A. Chatterjee, A. Balivada & J.A. Abraham, “Fault-Based Automatic Test Generation for Linear Analog Devices,” Proceedings, International Conference on Computer-Aided Design (1993) 88-91. |
P.N. Variyam, J. Hou & A. Chatterjee, “Efficient Test Generation for Transient Testing of Analog Circuits Using Partial Numerical Simulation,” Proceedings, IEEE VLSI Test Symposium (1999) 214-219. |
R. Voorakaranam & A. Chatterjee, “Hierarchical Test Generation for Analog Circuits Using Incremental Test Development,” Proceedings, IEEE VLSI Test Symposium (1999) 296-301. |
W.M. Lindermeir, H.E. Graeb & K.J. Antreich, “Analog Testing by Characteristic Observation Inference,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18 (Sep. 1999) 1353-1368. |
A. V. Gomes & A. Chatterjee, “Minimal Length Diagnostic Tests for Analog Circuits Using Test History,” Design, Automation and Test in Europe (1999) 189-194. |
D.S. Watkins, Fundamentals of Matrix Computations (John Wiley and Sons, 1991). |
D. Levine, “PGAPack Parallel Genetic Algorithm Library,” Department of Mathematics and Computer Science, Argonne National Laboratory. |
S. Dowdy & S. Wearden, “Statistics for Research” (John Wiley and Sons, 1991). |
G. Devarayanadurg, P. Goeteti & M. Soma, “Hierarchy Based Statistical Fault Simulation of Mixed-Signal ICs,” International Test Conference (1996) 521-527. |
R. Pease, “Troubleshooting Analog Circuits,” (Butterworth Heinmann, 1990) 90-96. |
T. Kuyel, “Linearity Testing Issues of Analog to Digital Converters,” Proceeding of IEEE International Test Conference (1999) 747-756. |
“Definition of Terms A/D Converters,” National Semiconductor Data Acquistion Handbook (National Semiconductor, 1995) 2.4-2.5. |
S. Max, “Testing of High Speed Accuracy Analog to Digital Converters Embedded in Systems on a Chip,” Proceeding of IEEE International Test Conference (1999) 763-771. |
J. Doernberg, H.S. Lee & D.A. Hodges, “Full-Speed Testing of A/D Converters,” IEEE Journal of Solid-State Circuits, vol. SC-10, No. 6 (Dec. 1984) 820-827. |
S. Max, “Fast Accurate and Complete ADC Testing,” Proceeding of International Test Conference (1989) 11-117. |
B. Ravazi, “Principles of Data Converters System Design,” IEEE Press (New York, 1995). |
A. W. Drake, “Fundamentals of Matrix Computations” (John Wiley And Sons, 1991). |
ADC0831 8-bit Ser. I/O CMOS A/D/ Converters with Multiplexer Option, at http://www.national.com/pf/Ad/ADC0831.html, National Semiconductor Corporation (Jul. 1999). |
LM7805C Series 3-Terminal Positive Voltage Regulators, at http://www.national.com/pf/LM/LM7805C.html, National Semiconductor Corporation (Jul. 1999). |
“Lab VIEW User Manual,” National Instruments (Jan. 1998). |
PCI-61XE Families—E Series Multifunction I/O—5MS/s, 12-bit, Simultaneous Sampling, 2 or 4 Analog Inputs, National Instruments Measurements and Automation Catalogue, p. 236; also at http://www.natinst.com/apps/we/nioc.vp?lang=US&pc=mn&cid=1030. |