Stapper, On Murphy's Yield Integral, IEEE, 1991.* |
Berglund, A Unified Yield Model Incorporating Both Defect and Parametric Effects, IEEE, 8/96.* |
Stapper et al., “Integrated Circuit Yield Management and Yield Analysis: Development and Implementation”, IEEE 5/95.* |
Baxter, “Monitoring and Predicting Defect Densities in a High Volume Manufacturing Facility for Increasing Yields”, IEEE, 1995.* |
Gaston et al., “Yield Prediction Using Calibrated Critical Area Modelling”, IEEE, Mar. 1997.* |
Stapper et al., “Yield Model for ASIC and Processor Chips”, IEEE, 1993.* |
Proc. of the IEEE Intl. Workshop on Defect and Fault Tolerance in VLSI Systems, Duvivier, et al.: “Approximation of Critical Area of ICs with Simple Parameters Extracted from the Layout” No. 1995, pp. 1-9. |
Fukuhara H., et al., “Use of a Monte Carlo Wiring Yield Simulator to Optimize Design of Random Logic Circuits for Yield Enhancement”, IEICE Transactions on Electronics, vol. E78-C, No. 7, Jul. 1995, pp. 852-857. |
Jitendra Khare, et al., “Sram-Based Extraction of Defect Characteristics” Mar. 22, 1994, Proceedings of the International Conference on Microelectronic Test Structures (ICMTS), San Diego, Mar. 22-25, 194 pp. 98-107, Institute of Electrical and Electronics Engineers. |
Shahsavari, et al. “IC Yield Modeling and Statistical Circuit Simulation”, Southern/94 Conf. Record, Mar., 1994, pp. 594-598. |
James A. Cunningham: “The Use and Evaluation of Yield Models in Integrated Circuit Manufacturing”, IEEE Trans, on Semiconductor Manufacturing, vol. 3, No. 2, May 1990, pp. 60-71. |
Hacever, et al., “Parametric Yield Optimization For MOS Circuit Blocks”, IEEE CAD 1988. |