"Effect of Circuit Structure on Planarization Resist Thickness" by R.H. Wilson et al, pubin J. Electrochem Soc. Solid-State Science And Technology, May 1986 pp. 981-984. |
"Two Layer Planarization Process" by A. Schlitz et al, pubin J. Electrochem Soc. Solid-State Science And Technology, Jan. 1986, pp. 178-181. |
"Application Of A Two-Layer Planarization Process To VLSI Intermetal Dielectric And Trench Isolation Processes", pub in IEEE Trans on Semi Manufacturing, vol. 1, No. 4, Nov. 1988 pp. 140-145. |
"Planarization of VLSI Topography Over Variable Pattern Densities" by T.H. Daubenspeck et al., pub in J. Electrochem Soc. vol. 138, Feb. 1991, pp. 506-509. |