Claims
- 1. A method for fabricating a switch structure comprising:applying a plastic interconnect layer overlying a base surface; forming a cavity extending in the plastic interconnect layer to the base surface; filling the cavity with a removable filler material; applying and patterning a shape metal alloy (SMA) layer over the plastic interconnect layer and the filler material; applying and patterning a conductive layer over at least a portion of the SMA layer, wherein applying and patterning the SMA layer and applying and patterning the conductive layer result in at least one portion of the filler material not being covered by either the SMA layer or the conductive layer; removing at least some of the removable filler material from the cavity; annealing the SMA layer; shaping the SMA layer and the conductive layer, wherein annealing and shaping causes the SMA layer to contract and move the conductive layer further away from the base surface when sufficient electricity is applied to the SMA layer.
- 2. The method of claim 1 further comprising applying a fixed contact pad to the base surface within the cavity, and applying a movable contact pad on the SMA layer within the cavity, whereinannealing is performed in a non-oxidizing atmosphere, and shaping the SMA layer and the conductive layer further comprises shaping the SMA layer and the conductive layer to form a first stable position whereby the SMA layer and the conductive layer move towards the base surface and the movable contact pad touches the fixed contact pad to provide an electrical connection between the movable and fixed contact pads.
- 3. The method of claim 2 wherein shaping the SMA layer and the conductive layer forms a second stable position whereby the SMA layer and the conductive layer flex away from the base surface and the movable contact pad does not touch the fixed contact pad, thereby providing an open electrical connection between the movable and fixed contact pads.
- 4. The method of claim 1 wherein the conductive layer comprises a first conductive layer and the SMA layer comprises a first SMA layer and further including:applying and patterning a second plastic interconnect layer overlying the first conductive layer and the first SMA layer; applying and patterning a second shape memory alloy (SMA) layer overlying the second plastic interconnect layer; applying and patterning a second conductive layer overlying the second SMA layer; annealing the second SMA layer, wherein shaping the first SMA layer and first conductive layer further comprises shaping the second SMA layer and the second conductive layer such that when electricity is applied to the second SMA layer, the second SMA layer contracts and moves the first conductive layer closer to the base surface.
- 5. The method of claim 4 wherein annealing the first and second SMA layers and shaping the first and second SMA and conductive layers creates a first stable position whereby the first SMA layer, the first conductive layer, the second SMA layer, and the second conductive layer flex towards the base surface and the movable contact pad touches the fixed contact pad and a second stable position whereby the first SMA layer, the first conductive layer, the second SMA layer, and the second conductive layer flex away from the base surface.
Parent Case Info
This application is a division of application Ser. No. 09/192,103 now U.S. Pat. No. 6,188,301, filed Nov. 13, 1998 which is hereby incorporated by reference in its entirety.
Government Interests
This invention was made with government support under contract number F29601-92-C-0137 awarded by the United States Air Force.
US Referenced Citations (16)
Number |
Name |
Date |
Kind |
4714516 |
Eichelberger et al. |
Dec 1987 |
A |
4764485 |
Loughran et al. |
Aug 1988 |
A |
4780177 |
Wojnarowski et al. |
Oct 1988 |
A |
4783695 |
Eichelberger et al. |
Nov 1988 |
A |
4835704 |
Eichelberger et al. |
May 1989 |
A |
4842677 |
Wojnarowski et al. |
Jun 1989 |
A |
4864824 |
Gabriel et al. |
Sep 1989 |
A |
4894115 |
Eichelberger et al. |
Jan 1990 |
A |
4896098 |
Haritonidis et al. |
Jan 1990 |
A |
4943750 |
Howe et al. |
Jul 1990 |
A |
4997521 |
Howe et al. |
Mar 1991 |
A |
5161093 |
Gorczyca et al. |
Nov 1992 |
A |
5325880 |
Johnson et al. |
Jul 1994 |
A |
5430597 |
Bagepalli et al. |
Jul 1995 |
A |
5510598 |
Kawam et al. |
Apr 1996 |
A |
5619061 |
Goldsmith et al. |
Apr 1997 |
A |
Non-Patent Literature Citations (2)
Entry |
Wojnarowski, et al, U.S. patent application Ser. No. 08/781,972 filed Dec. 23, 1996, entitled “Interface Structures for Electronic Devices”. Pat No. -59001674. |
Wojnarowski, et al, U.S. patent application Ser. No. 08/922,018 filed Sep. 2, 1997, C.I.P. of Ser. No. 08/781,972 filed Dec. 23, 1996, entitled “Flexible Interface Structures for Electronic Devices”. Pat No 5938452. |