1. Field of the Invention
The invention relates to a memory cell, and more particularly to a method for forming a vertical memory cell with a buried strap aligned with a trench top oxide layer.
2. Description of the Related Art
Memory devices, such as dynamic random access memory (DRAM), for non-volatile storage of information, are currently in widespread use, in a myriad of applications.
A conventional DRAM consists of a transistor and a capacitor, with electrical charges moving in or out of the capacitor during reading or writing. The capacitor normally used is a deep trench capacitor to reduce the size of the memory device. The capacitor is disposed in the deep trench bottom, the transistor is disposed at the deep trench top, and a thin dielectric layer, such as trenchtop oxide (TTO) layer, acting as an electrical insulating layer is disposed between the capacitor and the transistor.
As the ion diffused area 109 covers the semiconductor substrate 100 outside the TTO layer 108 and the doped poly layer 112, when the ion diffused area is increased, ion concentration is lowered, thereby increasing the resistance. As a result, writing and reading currents of the capacitor 105 are affected.
The present invention is directed to a method for forming a self-aligned buried strap and a vertical memory cell with a self-aligned buried strap.
Accordingly, the present provides a method for forming a self-aligned buried strap. A semiconductor substrate with a trench is provided. A collar dielectric layer is conformably formed on a trench bottom portion. The trench bottom portion surrounded by the collar dielectric layer is filled with a conducting layer. The exposed collar dielectric layer is etched below the level of the surface of the conducting layer, thereby forming a groove between the conducting layer and the trench. The groove is filled with a doped conducting layer. Ions are diffused into the semiconductor substrate from the doped conducting layer to form a diffused area acting as a buried strap. The conducting layer and the doped conducting layer are etched below the top surface of the doped area. A trench top insulating layer is formed on the bottom surface of the trench, wherein the trench top insulating layer is lower than the top of the doped area.
Accordingly, the present invention provides a method for forming a vertical memory cell with a self-aligned buried strap. A semiconductor substrate with a trench is provided. A collar dielectric layer is conformably formed on the semiconductor substrate and the trench. A first conducting layer is formed on the collar dielectric layer, and the trench is filled with the first conducting layer. The first conducting layer is etched to form a second conducting layer in the bottom portion of the trench. The exposed collar dielectric layer is etched below the level of the surface of the second conducting layer, thereby forming a groove between the second conducting layer and the trench. A thin nitride layer is conformably formed on a surface of the trench and the groove. The groove is filled with a doped conducting layer. The semiconductor substrate is heated to diffuse the dopant into the semiconductor substrate from the doped conducting layer to form an ion diffusing area acting as a buried strap. The second conducting layer and the doped conducting layer are etched below the level of the top surface of the ion diffusing area. The exposed thin nitride layer is removed. A trench top insulating layer is formed on the bottom of the trench, wherein the trench top insulating layer is lower than the top of the ion diffusing area. A gate dielectric layer is conformably formed on a sidewall of the trench. A third conducting layer is formed in the trench.
For a better understanding of the present invention, reference is made to a detailed description to be read in conjunction with the accompanying drawings, in which:
a to 2k are cross-sections of the method for forming a vertical DRAM with a self-aligned buried strap of the present invention.
a to 2k are cross-sections of the method for forming a vertical DRAM with a self-aligned buried strap of the present invention.
In
In
In
In
In
In
The trench 250 is filled with a doped conducting layer, and the doped conducting layer is etched to leave a doped conducting layer 206 in the groove 250a acting as a diffusing source.
In
In
In
In
In
The diffused area acting as the buried strap is formed before the trench top insulating layer of the present invention, and the concentration and region of the diffused area can be controlled with the resistance low, such that the buried strap electrical connects to the capacitor and the transistor.
While the invention has been described by way of example and in terms of the preferred embodiments, it is to be understood that the invention is not limited to the disclosed embodiments. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.
Number | Date | Country | Kind |
---|---|---|---|
92134315 A | Dec 2003 | TW | national |
Number | Name | Date | Kind |
---|---|---|---|
6066527 | Kudelka et al. | May 2000 | A |
6281539 | Mandelman et al. | Aug 2001 | B1 |
6288422 | Mandelman et al. | Sep 2001 | B1 |
6320215 | Bronner et al. | Nov 2001 | B1 |
6406970 | Kudelka et al. | Jun 2002 | B1 |
6426526 | Divakaruni et al. | Jul 2002 | B1 |
6437381 | Gruening et al. | Aug 2002 | B1 |
6501117 | Radens et al. | Dec 2002 | B1 |
6605504 | JaiPrakash et al. | Aug 2003 | B1 |
6638815 | Bronner et al. | Oct 2003 | B1 |
6703274 | Chidambarrao et al. | Mar 2004 | B1 |
6759702 | Radens et al. | Jul 2004 | B2 |
20010038113 | Bronner et al. | Nov 2001 | A1 |
20020090780 | Divakaruni et al. | Jul 2002 | A1 |
20020149047 | Divakaruni et al. | Oct 2002 | A1 |
20030218208 | Lin et al. | Nov 2003 | A1 |
20040029346 | Jaiprakash et al. | Feb 2004 | A1 |
Number | Date | Country | |
---|---|---|---|
20050124111 A1 | Jun 2005 | US |