Tang et al., IEDM Technical Digest, Dec. 3-5, 1979, pp. 201-204. |
IBM Tech. Discl. Bulletin, vol. 22, No. 7, Dec. 1979, pp. 2786-2788. |
Feth et al., "Polysilicon Merger Transistor Logic Device", vol. 22, IBM Tech. Disclosure Bull., 3388-3389 (Jan. 1980). |
Middelhoek et al., "Polycrystalline Silicon as a Diffusion Source and Interconnect Layer in I.sub.2 L Realization", vol. 12, IEEE J. Solid-State Circuits, 135-138, (Apr. 1979). |
Feth et al., "Layout Image for Merged Transistor Logic", vol. 22, IBM Tech. Disclosure Bull., 2948-2950 (Dec. 1979). |
Isaac et al., "Method of Fabricating a Self-Aligning Vertical PNP Transistor", vol. 22, IBM Tech. Disclosure Bull., 3393-3396 (Jan. 1980). |