This application is the U.S. national phase of International Application No. PCT/IB2019/052198 filed Mar. 19, 2019 which designated the U.S. and claims priority to EP Patent Application No. 18162729.0 filed Mar. 20, 2018, the entire contents of each of which are hereby incorporated by reference.
The present invention relates to a method for manufacturing timepiece components, such as hairsprings, anchors, wheels, hands, rockers, levers, springs or balances, made of silicon.
Methods for manufacturing silicon timepiece components have been described, notably, in documents EP 0732635, EP 1422436, EP 2215531 and EP 3181938.
The present invention aims to propose a method for manufacturing high quality silicon timepiece components.
For this purpose, a method according to claim 1 or claim 2 and the claims dependent thereon is provided.
The present invention further proposes a support member which facilitates the implementation of this method and more generally the implementation of a heat treatment of a wafer. This support member is defined in claim 18 and the claims dependent thereon.
Other characteristics and advantages of the present invention will appear when reading the following detailed description made with reference to the appended drawings in which:
A method for manufacturing silicon timepiece components, in particular for wristwatches, comprises the successive steps illustrated in
In a first step (
In a second step (
In a subsequent step (
The photoresist mask 5 is then removed by chemical etching or plasma etching (
In a subsequent step (
The wafer 8 is then placed into an oxidation furnace to be subjected to a heat treatment, typically between 600° C. and 1300° C., oxidizing the entire outer surface of the timepiece components (
At this stage of the method, it is possible to measure physical characteristics of the timepiece components or of some of them, in particular their dimensions. Thanks to the previous oxidation-deoxidation step, these physical characteristics are well defined and their measurement can therefore be precise, since it is not disturbed by surface defects. In the case of hairsprings, their stiffness can be determined. For a given hairspring, the stiffness can be determined by coupling the hairspring, while it is still attached to the wafer 8 or detached from the wafer 8, to a balance of predetermined inertia, by measuring the frequency of the balance-hairspring assembly and deducing from this measurement, by calculation, the stiffness of the hairspring. More particularly, the method described in patent application EP 3181938 can be implemented, i.e. determining the stiffness of the hairsprings, calculating a material thickness to be removed from the hairsprings to obtain a desired stiffness, and then removing this material thickness to obtain hairsprings of the desired stiffness. To remove this material thickness, the wafer 8 and its timepiece components can be thermally oxidized (
In yet another step of the method (
In a final step, the timepiece components are detached from the basic structure of the wafer 8.
During the oxidation steps (
Preferably, during the oxidation treatment of
The step of releasing the wafer 8 from the substrate 1 (
The etched substrate 1 as shown in
The part to be released, i.e. the wafer 8, is defined beforehand by a groove made during the etching of the upper silicon layer 2 and which forms the peripheral edge of the wafer 8. During this same etching of the upper silicon layer 2, openings 16, e.g. in the form of hatching as shown in
The timepiece components manufactured by the method according to the invention can have very precise dimensions and good surface finishes which will improve the precision of operation and the performance of the mechanisms that will use them.
Modifications of the method according to the invention as described above are of course possible.
For example, although the two oxidation-deoxidation steps (
Alternatively, one could start from a double or triple SOI substrate, or even more, i.e. a substrate comprising more than two silicon layers separated by intermediate silicon oxide layers, such as the substrate 20 shown in
The photoresist mask 5 that is used to structure the upper silicon layer 2 (
In other variants, the substrate could be etched from its two sides.
The silicon oxide layer(s) serving to stop the etching could be reinforced by one or more layers of the parylene type.
Finally, the present invention does not exclude the use of one or more metallic layers to stop the etching.
Number | Date | Country | Kind |
---|---|---|---|
18162729 | Mar 2018 | EP | regional |
Filing Document | Filing Date | Country | Kind |
---|---|---|---|
PCT/IB2019/052198 | 3/19/2019 | WO |
Publishing Document | Publishing Date | Country | Kind |
---|---|---|---|
WO2019/180596 | 9/26/2019 | WO | A |
Number | Name | Date | Kind |
---|---|---|---|
4400861 | Parker | Aug 1983 | A |
6192603 | Seita | Feb 2001 | B1 |
6706202 | Sun | Mar 2004 | B1 |
8614110 | Waters | Dec 2013 | B1 |
20070026614 | Choo et al. | Feb 2007 | A1 |
20100054089 | Maier | Mar 2010 | A1 |
20100065946 | Wilson | Mar 2010 | A1 |
20100214880 | Rappo et al. | Aug 2010 | A1 |
20100290320 | Gygax | Nov 2010 | A1 |
20120048035 | Cerutti | Mar 2012 | A1 |
20130029157 | Karapatis | Jan 2013 | A1 |
20130051191 | Schafroth | Feb 2013 | A1 |
20130316529 | Golda | Nov 2013 | A1 |
20150023140 | Daout | Jan 2015 | A1 |
20150309474 | Bossart et al. | Oct 2015 | A1 |
20160252506 | Daunais | Sep 2016 | A1 |
20160351424 | Fuse et al. | Dec 2016 | A1 |
20170115063 | Liu et al. | Apr 2017 | A1 |
20170176940 | Niedermann et al. | Jun 2017 | A1 |
20210003971 | Maier et al. | Jan 2021 | A1 |
Number | Date | Country |
---|---|---|
703 051 | Oct 2011 | CH |
0 732 635 | Sep 1996 | EP |
1 422 436 | May 2004 | EP |
2 215 531 | Aug 2010 | EP |
2 423 764 | Feb 2012 | EP |
2 472 340 | Jul 2012 | EP |
2 799 939 | Nov 2014 | EP |
2 937 311 | Oct 2015 | EP |
3 181 938 | Jun 2017 | EP |
2011-505003 | Feb 2011 | JP |
2014-168819 | Sep 2014 | JP |
2015-179013 | Oct 2015 | JP |
2015-179067 | Oct 2015 | JP |
2016-133495 | Jul 2016 | JP |
2016-161394 | Sep 2016 | JP |
2016-173355 | Sep 2016 | JP |
2016-173356 | Sep 2016 | JP |
2016-225429 | Dec 2016 | JP |
2017-111131 | Jun 2017 | JP |
112005 | Jun 2015 | SG |
2007000271 | Jan 2007 | WO |
2009068091 | Jun 2009 | WO |
2010057777 | May 2010 | WO |
2015113973 | Aug 2015 | WO |
2016128694 | Aug 2016 | WO |
2019180558 | Sep 2019 | WO |
Entry |
---|
Herrera et al., “SOI-Enabled MEMS Processes Lead to Novel Mechanical, Optical and Atomic Physics Devices,” IEEE International SOI Conference Proceedings, 2008, 4 pages. |
Mohammed et al., “Smoothening of scalloped DRIE trench walls,” Materials Science in Semiconductor Processing, vol. 63, 2017, pp. 83-89. |
T.M. Fahim Amin, “Design and Fabrication of Micro-electro-mechanical Systems Actuators for Application in External Cavity Tunable Lasers,” Thesis, University of Alberta, 2014, 27 pages. |
Shi et al., “Improved the Surface Roughness of Silicon Nanophotonic Devices by Thermal Oxidation Method,” Journal of Physics: Conference Series, 276 012087, 2011, 7 pages. |
AMMT GmbH, “HF Vapor Etcher (HFVE),” Product Information Sheet, 2016, 2 pages. |
Clarke, “MEMS scanner projects Bosch Sensortec into displays, user interfaces,” Technology News, Feb. 27, 2017, 4 pages. |
Anonymous, “Qualcomm Toq smart watch to go for sale on Dec.2, but with entry price of US$349.99, is still expensive luxury,” Electronic Times Internet, Nov. 19, 2013, 4 pages. |
Sari et al., “A Full Wafer Dicing Free Dry Release Process For MEMS Devices,” Proc. Eurosensors XXIV, Procedia Engineering 5, 2010, pp. 850-853. |
Fischer et al., “Plastic-deformation in 200 mm silicon wafers arising from mechanical loads in vertical-type and horizontal-type furnaces,” Materials Science and Engineering B, 2009, pp. 103-106. |
Zickar et al., “Quasi-dry release for micro electro-mechanical systems,” 2007, www.idonus.com, 6 pages. |
Smith, “Turning wafers upside down,” MachineDesign, Apr. 1, 2006, 4 pages. |
Anonymous, “PRIMAXX® VHF Etch Release Technology—Dry Vapor HF University/Corporate R&D Tool for Sacrificial SiO2 Etch Release Processing,” SPTS Technologies, 2012, 16 pages. |
Overstolz et al., “A clean wafer-scale chip-release process without dicing based on vapor phase etching,” Proceedings of the IEEE International Conference on Micro Electro Mechanical Systems (MEMS), Feb. 2004, pp. 717-720. |
McCreddie-Doak, “This is where Patek Philippe develops the watches of the future,” Dec. 31, 2017, 6 pages, https://www.wired.co.uk/article/patek-philippes-aquanaut-travel-time-is-packed-with-innovation. |
Aubry, “Theory of escapements,” Federation of Technical Schools, Jul. 2016, 13 pages. |
Anonymous, “Sidewall Smoothing of Bosch Scallops via Thermal Oxidation,” Jun. 2012, 5 pages, http://www.nanofab.ualberta.ca/wp-content/uploads/downloads/2012/06/Sidewall-smoothing-using-thermal-oxidation-steps_2.pdf. |
Noell et al., “MEMS for Watches,” IEEE, 2004, 4 pages. |
International Search Report and Written Opinion of the ISA for PCT/IB2019/052198 dated Aug. 29, 2019, 14 pages. |
Number | Date | Country | |
---|---|---|---|
20210026299 A1 | Jan 2021 | US |