Claims
- 1. A method for use in producing an integrated circuit, the method comprising the steps of:
- (a) placing components and connection nets to form the integrated circuit; and,
- (b) estimating the interconnect capacitance of a first net in the integrated circuit, including the substeps of
- (b.1) generating a value which indicates how tightly connected to one another are components connected to the first net, and
- (b.2) predicting interconnect capacitance of the first net based on the value generated in step (b.1) and a number representing how many components are connected to the first net.
- 2. A method as in claim 1 wherein in substep (b.2) the predicted interconnect capacitance increases when the number representing how many components are connected to the first net increases, and the predicted interconnect capacitance decreases when the value generated in substep (b.1) increases.
- 3. A method as in claim 1 wherein in substep (b.2) the predicted interconnect capacitance is equal to a ratio of a sum to the value generated in substep (b.1), the sum being equal to a first constant plus a product of a second constant times the number representing how many components are connected to the first output.
- 4. A method as in claim 1 wherein substep (b.1) includes the following substeps:
- (b.1) for each component connected to the first net, ascertaining a number of components that can be reached without traversing the first net and by traversing no more than a preselected maximum number of nets in the integrated circuit;
- (b.1.2) detecting a total number of components in a union of all components that can be reached from a component connected to the first net without traversing the first net and by traversing no more than a preselected maximum number of nets int he integrated circuit; and,
- (b.1.3) setting the value equal to the ratio of a sum of all the numbers ascertained in substep (b.1.1) to the total number calculated in substep (b.1.2).
- 5. A method as in claim 4 wherein in substep (b.2) the predicted interconnect capacitance increases when the number representing how many components are connected to the first net increases, and the predicted interconnect capacitance decreases when the value generated in substep (b.1) increases.
- 6. A method as in claim 4 wherein in substep (b.2) the predicted interconnect capacitance is equal to a ratio of a sum to the value generated in substep (b.1), the sum being equal to a first constant plus a product of a second constant times the number representing how many components are connected to the first output.
- 7. A method as in claim 1 wherein substep (b.1) includes the following substeps:
- (b.1.1) for each component connected to the first net, determine a fewest number of nets that need to be traversed to reach another component connected to the first net without traversing the first net; and,
- (b.1.2) setting the value equal to one plus, for each component connected to the first net, an inverse of the fewest number determined in substep (b.1.1).
- 8. A method as in claim 7 wherein in substep (b.2) the predicted interconnect capacitance increases when the number representing how many components are connected to the first net increases, and the predicted interconnect capacitance decreases when the value generated in substep (b.1) increases.
- 9. A method as inc claim 7 wherein in substep (b.2) the predicted interconnect capacitance is equal to a ratio of a sum to the value generated in substep (b.1), the sum being equal to a first constant plus a product of a second constant times the number representing how many components are connected to the first output.
- 10. A method for use in producing an integrated circuit, the method comprising the steps of:
- (a) placing components and connection nets to form the integrated circuit; and,
- (b) estimating the interconnect capacitance of a first net in the integrated circuit, including the substeps of
- (b.1) generating a value which indicates how tightly connected to one another are components connected to the first net, including the following substeps:
- (b.1.1) for each component connected to the first net, ascertaining a number of components that can be reached without traversing the first net and by traversing no more than a preselected maximum number of nets in the integrated circuit,
- (b.1.2) detecting a total number of components in a union of all components that can be reached from a component connected to the first net without traversing the first net and by traversing no more than a preselected maximum number of nets in the integrated circuit, and
- (b.1.3) setting the value equal to the ratio of a sum of all the numbers ascertained in substep (b.1.1) to the total number calculated in substep (b.1.2), and
- (b.2) using the value generated in substep (b.1) to predict interconnect capacitance of the first net.
- 11. A method for use in producing an integrated circuit, the method comprising the steps of:
- (a) placing components and connection nets to form the integrated circuit; and,
- (b) estimating the interconnect capacitance of a first net in the integrated circuit, including the substeps of
- (b.1) generating a value which indicates how tightly connected to one another are components connected to the first net, including the following substeps:
- (b.1.1) for each component connected to the first net, determine a fewest number of nets that need to be traversed to reach another component connected to the first net without traversing the first net, and
- (b.1.2) setting the value equal to one plus, for each component connected to the first net, an inverse of the fewest number determined in substep, and
- (b.2) using the value generated in substep (b.1) to predict interconnect capacitance of the first net.
Parent Case Info
This application is a continuation of copending application Ser. No. 07/630,462, filed Dec. 19, 1990, now abandoned.
US Referenced Citations (3)
Number |
Name |
Date |
Kind |
4763289 |
Barzilai et al. |
Aug 1988 |
|
4815024 |
Lewis |
Mar 1989 |
|
5107320 |
Iranmanesh |
Apr 1992 |
|
Non-Patent Literature Citations (1)
Entry |
Kortekaas; "On-Chip Quasi-static Floating-gate Capacitance Measurement Method"; IEEE Conf on Microelectronics; Mar. 1990. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
630462 |
Dec 1990 |
|