Method for smoothing surface of a substrate containing gallium and nitrogen

Information

  • Patent Grant
  • 9646827
  • Patent Number
    9,646,827
  • Date Filed
    Thursday, August 23, 2012
    12 years ago
  • Date Issued
    Tuesday, May 9, 2017
    7 years ago
Abstract
Disclosed is a method for processing GaN based substrate material for manufacturing light-emitting diodes, lasers, and other types of devices. In various embodiments, a GaN substrate is exposed to nitrogen and hydrogen at a high temperature. This process causes the surface of the GaN substrate to anneal and become smooth. Then other processes, such as growing epitaxial layers over the surface of GaN substrate, can be performed over the smooth surface of the GaN substrate.
Description
BACKGROUND OF THE INVENTION

The invention is directed to optical devices. With the advent of semiconductor devices and applications thereof, GaN materials are being used for fabricating light emitting diodes (LEDs), lasers, and other types of devices. Typically, LEDs are formed over sapphire, silicon carbide, and on gallium nitride (GaN) substrates.


To form devices (e.g., LED or laser devices) over a GaN substrate, it is desirable to have a smooth surface. In the past, various processing techniques have been developed to achieve this goal. Unfortunately, conventional techniques have been inadequate.


SUMMARY OF THE INVENTION

Embodiments provided by the present disclosure are directed to optical devices. More specifically, embodiments of the invention provide a method for processing GaN based substrate material that can be used for manufacturing light-emitting diode, laser, and other types of devices. In various embodiments, a GaN substrate is exposed to gaseous species, which includes nitrogen and hydrogen material, at a high temperature for a predetermined period of time, and this process causes the surface of the GaN substrate to become smooth. Other processes, such as growing epitaxial layers over the surface of GaN substrate, are performed over the smooth surface of the GaN substrate.


In one embodiment, the invention provides a method for manufacturing semiconductor devices. The method includes providing a substrate. The substrate comprises gallium, and/or other Group III material, and nitrogen containing material. The substrate includes a top surface, which has scratches characterized by a depth of at least 8 nm. The method also includes providing a processing apparatus, which can be a chemical vapor deposition (CVD) apparatus. The CVD apparatus includes a chamber that has an initial temperature of between 10° C. and 60° C. The method additionally includes placing the substrate within the chamber of the CVD apparatus. The method also includes providing H2 and NH3 gaseous species within the chamber. Depending on the application, other types of gaseous species may be present within the chamber, such as N2, Ar, He, and others. Moreover, the method includes increasing the chamber temperature to a second temperature over a first time period. The second temperature is at least 900° C., but can also be greater than 1,000° C. The substrate may optionally be exposed to one or more of Group-III material during the second time period.


The method also includes subjecting the substrate to the second temperature for a second time period of about 5 minutes to 30 minutes. In addition, the method includes causing the top surface of the substrate to anneal at the second temperature. The plurality of scratches/trenches on the top surface of the substrate is characterized by a second scratch/trench depth of less than 2 nm as a result of the annealing. In various embodiments, at least a portion of the annealed substrate surface may be characterized by an RMS roughness of less than 0.05 nm over an area of 25 μm2. The terms scratches and trenches are used interchangeably herein to refer to substrate surface defects.


The method may include additional steps as well. For example, the method may include injecting NH3 into the chamber at a second temperature at a flow rate of 8 slpm. The method can also include forming epitaxial layers over the top surface. The method may additionally include doping the substrate with indium material over the annealed top surface. The top surface of the substrate may be polished before loading into the CVD chamber. Alternatively, the substrate could then be transferred to a second chamber (part of the same or different apparatus) for further thermal treatment and/or epitaxial growth/deposition.


During the first time period, as the temperature within the chamber increases, the top surface may have a temperature of about 100° C. less than the second temperature. The first time period can be about 12 minutes to 18 minutes. The second time period can be about 10 minutes.


The substrate, with a nitridation process performed over its surface, can be used to manufacture various types of devices, such as LED chips, power electronic devices, and others. To form LED chips using the substrate, the method may also include forming a rectifying device structure over the annealed surface. For example, the method can include forming a transistor device structure over the annealed surface. Prior to, or after the nitridation process, the substrate may optionally be patterned using conventional wet/dry etching techniques, or using metal/dielectric masks such as SiO2, SiN, or others.


According to another embodiment, the invention provides a method for manufacturing semiconductor devices. The method includes providing a substrate. The substrate comprises gallium and nitrogen containing material. The substrate has a top surface, which comprises a plurality of scratches characterized by a first scratch depth of at least 8 nm. The method also includes providing a chemical vapor deposition (CVD) apparatus. The CVD apparatus has a chamber, which has an initial temperature of between 10° C. and 60° C. The method also includes placing the substrate within the chamber of the CVD apparatus. Additionally, the method includes increasing the chamber temperature to a second temperature for a first period of time. The second temperature is at least 900° C. The method additionally includes subjecting the substrate to the second temperature for a second period of time about 5 minutes to 30 minutes and filling NH3 gaseous species into the chamber at a flow rate of at least 5 slpm. The method also includes causing the top surface of the substrate to anneal at the second temperature. The plurality of trenches on the top surface of the substrate is characterized by a second trench depth of less than 2 nm as a result of the annealing. The method also includes forming one or more epitaxial layers over the annealed surface.


In certain embodiments, method for manufacturing semiconductor devices are disclosed, the methods comprising: providing a substrate, the substrate comprising gallium and nitrogen containing material, the substrate having a top surface, the top surface comprising a plurality of scratches characterized by a first depth of at least 8 nm; providing a processing apparatus, the processing apparatus having a chamber, the chamber having an initial temperature of between 10 to 60° C., the apparatus being configured to cause the chamber to reach a temperature of at least 900° C. and change gas ambient within the chamber; placing the substrate within the chamber of the processing apparatus; providing H2 and NH3 gaseous species within the chamber; increasing the chamber temperature to a second temperature over a first time period, the second temperature being at least 900° C.; subjecting the substrate to the second temperature for a second time period of about 5 minutes to 30 minutes; and causing the top surface of the substrate to anneal at the second temperature, the plurality of scratches on the top surface of the substrate being characterized by a second depth of less than 2 nm as a result of the annealing, to provide an annealed substrate surface.


In certain embodiments, methods for manufacturing semiconductor devices are provided, the method comprising: providing a substrate, the substrate comprising gallium and nitrogen containing material, the substrate having a top surface, the top surface comprising a plurality of scratches characterized by a first depth of at least 8 nm; providing a processing apparatus, the processing apparatus having a chamber, the chamber having an initial temperature of between 10 to 60° C.; placing the substrate within the chamber of the processing apparatus; increasing the chamber temperature to a second temperature over a first time period, the second temperature being at least 1,300° C.; subjecting the substrate to the second temperature for a second time period of about 5 minutes to about 30 minutes and filling NH3 gaseous species into the chamber at a flow rate of at least 5 slpm; causing the top surface of the substrate to anneal at the second temperature, the plurality of scratches on the top surface of the substrate being characterized by a second depth of less than 2 nm as a result of the annealing to provide an annealed substrate surface; and forming one or more epitaxial layers over the anneal surface.


It is to be appreciated that embodiments of the invention provide numerous advantages compared to conventional techniques. Among other things, embodiments of the invention provide a process that smooth substrate surfaces, and/or reduces subsurface damage and extended defect density, thereby making the processed substrate better suited for forming various types of devices, such as LED chips, power electronics, etc.





BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate embodiments consistent with the present disclosure and, together with the description, serve to explain the principles of the disclosed embodiments. Those skilled in the art will understand that the drawings, described herein, are for illustration purposes only. The drawings are not intended to limit the scope of the present disclosure.



FIG. 1 is a diagram showing the optical microscope image of the surface morphology of as-received bulk GaN substrate.



FIG. 2 shows an atomic force microscope (AFM) image of the as-received surface. The deep scratches are clearly visible on the surface.



FIG. 3 is a diagram of a section analysis illustrating scratch depth, which can range from few nanometers to up to 14.3 nm as shown, along the section denoted in FIG. 2.



FIG. 4 is a diagram showing the process flow of the nitridation step prior to the growth of the epitaxial layers.



FIG. 5 is an AFM micrograph of the substrate surface after the nitridation process.



FIGS. 6A-6E illustrate the surface texture observed after nitridation at various temperatures. The surfaces shown in FIG. 6A and FIG. 6D were annealed at 1,000° C.; the surfaces shown in FIG. 6B and FIG. 6E were annealed at 1,050° C.; and the surfaces shown in FIG. 6C and FIG. 6F were annealed at 1,100° C. The surface area shown in each of FIGS. 6A, 6B, and 6C is 10×10 μm2. The surface area shown in each of FIGS. 6D, 6E, and 6F is 3×3 μm2.



FIGS. 7A-7E illustrate the surface texture observed after nitridation for various times. The figures show surfaces anneal at 1,100° C. for 0 minutes (FIG. 7A and FIG. 7D), for 10 minutes (FIG. 7B and FIG. 7E), and for 20 minutes (FIG. 7C and FIG. 7F). The surface area shown in each of FIGS. 7A, 7B, and 7C is 10×10 μm2. The surface area shown in each of FIGS. 7D, 7E, and 7F is 3×3 μm2.





DETAILED DESCRIPTION OF THE INVENTION

As mentioned above, GaN substrates with a smooth surface are desirable. Often, achieving a smooth surface prior to the growth of an active region is a requirement for achieving high performance devices, such as LEDs and laser diodes. A smooth growth surface can provide many benefits, such as:


1. Sharp interfaces between layers;


2. Minimize roughness-induced scattering, thereby resulting in higher carrier mobility;


3. Reduced point defect densities;


4. Uniform alloy, dopant composition indium incorporation across wafer; and/or


5. Prevents 3-D growth mode.


Achieving a smooth surface morphology is often difficult, especially for bulk GaN substrates. An in-situ surface treatment is often required to generate the step-structure, required for 2-D step-flow growth mode. The surface treatment is usually carried out in-situ and consists of ramping the temperature in a growth chamber in ammonia and hydrogen ambient, followed by nitridation of the GaN surface at an elevated temperature for a fixed amount of time. The optimum nitridation time, temperature, NH3 flow rate, H2 flow rate, etc. are determined empirically.



FIG. 1 is an optical microscope image of the surface morphology of as-received bulk GaN substrate. As shown, the optical image shows a very high density of scratches, which are most likely made during the polishing process. These scratches render the GaN substrate surface uneven, which is undesirable for the reasons explained above. FIG. 2 shows an atomic force microscope (AFM) image of the as-received GaN surface. The deep scratches are clearly visible on the surface. The area of the AFM image is 20×20 nm2 and the depth of the scratches as characterized by Z-range is 25 nm. FIG. 3 shows a section analysis illustrating scratch depth, which can range from a few nanometers up to 14.3 nm as shown.



FIG. 4 is a simplified diagram showing the process flow of the nitridation step prior to the growth of the epitaxial layers according to an embodiment of the invention. First, a substrate is provided. For example, the substrate consists substantially of gallium and nitrogen containing materials. As explained above, the substrate may have an uneven surface with many scratches. Depending on the application, the received substrate may be polished. Active regions are to be defined and formed over the substrate. The substrate, as received, is loaded in an MOCVD chamber. For example, the initial temperature at the MOCVD temperature is at a relatively temperature of about 20° C. to about 50° C. Next, with NH3 and H2 gas species filled within the MOCVD chamber, the temperature is increased to at least a predetermined temperature of about 1,050° C. s over a time period of about 15 minutes.


It is to be appreciated that depending on the application, the temperature and the temperature ramp time may be changed. For example, the MOCVD chamber can have a thermal couple temperature of greater than 1,000° C. In an embodiment, during the temperature ramp stage r, the NH3 flow is about 8 slpm and total H2 flow is about 31 slpm. Among other things, the NH3 gas preserves the surface of the substrate. Once the temperature at the MOCVD reaches the predetermined temperature, the substrate stays in the MOCVD chamber for a period of time (e.g., about 10 minutes) with the NH3 flow at about 8 slpm and total H2 flow at about 31 slpm, which substantially anneals the surface and enhances the smoothness and uniformity of the substrate surface. The amount of time for annealing the substrate surface varies, which can be from 5 minutes to 20 minutes. For example, the annealing process with the NH3 gaseous species can be referred as a nitridation process.


After the substrate bas been subject to both high temperature and NH3 and H2 within the MOCVD chamber, the surface of the substrate is smoothed and thus the substrate can be used for forming various types of devices. In an embodiment, an epitaxial film is formed over the smooth surface of the substrate. For example, the epitaxial film growth can be performed after the annealing process or after another ramp up in chamber temperature with NH3 material, as epitaxial film can be grown in high or low temperature.



FIG. 5 is an AFM micrograph illustrating substrate surface after nitridation process is performed according to embodiments of the invention. As shown in FIG. 5, a smooth surface morphology can be observed after nitridation.



FIGS. 6A-6F illustrates surface texture observed after nitridation is performed at different temperatures according to embodiments of the invention. As shown in FIG. 6, smooth surface can be achieved by performing nitridation at 1,050° C. At different temperature levels, a nitridation process can have a different effect on surface smoothness. For example, nitridation at 1,000° C. or 1,100° C. can result in a different level of surface smoothness. For example, the nitridation temperature may vary from 800° C. to 1,200° C. As shown in FIG. 6A, steps on the substrate surface appear to curve around the scratches. As shown in FIG. 6C, after nitridation, the annealed substrate surface is characterized by defined terraces and ridges.



FIG. 7A-7F illustrates surface texture observed after nitridation is performed for different durations according to embodiments of the invention. As shown, many scratches are present on the surface of the substrate if a (i.e., 0 minute) nitridation process is performed. At 10 minutes or 20 minutes of nitridation, the surface of the substrate can be much smoother. For example, during the nitridation process can vary from 3 minutes to over 20 minutes. For example, various nitridation conditions may lead to dissimilar step structure on substrates with different characteristics, such as miscut, variation, surface finish, polish, thickness, doping, and others. In certain embodiments, optimal nitridation conditions are to be varied according to the substrate surface. As shown in FIG. 7D, steps appear to curve around scratches on the unannealed substrate surface.


The nitridation process illustrated in FIG. 4 and described above provides several advantages. Among other things, the mechanism that results in smooth surface morphology can be attributed to surface-desorption and mass-transport effects.


According to an embodiment, the invention provides a method for manufacturing semiconductor devices. The method includes providing a substrate. The substrate comprises gallium and nitrogen containing material. The substrate includes a top surface, which comprises a plurality of scratches characterized by a first scratch depth of at least 8 nm. The method also includes providing a chemical vapor deposition (CVD) apparatus. The CVD apparatus includes a chamber that has an initial temperature of between 10° C. and 60° C. The method additionally includes placing the substrate within the chamber of the CVD apparatus. The method also includes providing H2 and NH3 gaseous species within the chamber. Moreover, the method includes increasing the chamber temperature to a second temperature over a first time period. The second temperature is at least 900° C., but can also be greater than 1,000° C. The substrate is exposed to one or more of Group-III material during the second time period.


The method also includes subjecting the substrate to the second temperature for a second time period of about 5 minutes to 30 minutes. In addition, the method includes causing the top surface of the substrate to anneal at the second temperature. The plurality of trenches on the top surface of the substrate is characterized by a second trench depth of less than 2 nm as a result of the annealing. In various embodiments, at least a portion of the annealed surface may be characterized by an RMS roughness of less than 0.05 nm over an area of 25 μm2.


The method above may include additional steps as well. For example, the method includes injecting NH3 into the chamber at the second temperature at a flow rate of 8 slpm. The method can also include forming one or more epitaxial layers over the top surface of the smooth substrate. The method may additionally include doping the smooth substrate with indium material over the annealed top surface. The top surface of the substrate may be polished before loading into the CVD chamber.


During the first time period as the temperature within the chamber increases, the top surface of the substrate may have a temperature of about 100° C. less than the second temperature. The first time period can be about 12 minutes to about 18 minutes. The second time period can be about 10 minutes.


The substrate, with the nitridation process performed over its surface, can be used to manufacture various types of devices, such as LED chips, power electronic devices, and others. To form LED chips using the smooth substrate, the method may also include forming a rectifying device structure over the annealed surface. For example, the method can include forming a transistor device structure over the annealed surface.


According to another embodiment, the invention provides a method for manufacturing semiconductor devices. The method includes providing a substrate. The substrate comprises gallium and nitrogen containing material. The substrate has a top surface, which comprises a plurality of scratches characterized by a first scratch depth of at least 8 nm. The method also includes providing a chemical vapor deposition (CVD) apparatus. The CVD apparatus has a chamber, which has an initial temperature of between 10° C. and 60° C. The method also includes placing the substrate within the chamber of the CVD apparatus. Additionally, the method includes increasing the chamber temperature to a second temperature over a first time period. The second temperature is at least 900° C. The method additionally includes subjecting the substrate to the second temperature for a second time period of about 5 minutes to 30 minutes and filling NH3 gaseous species into the chamber at a flow rate of at least 5 slpm. The method also includes causing the top surface of the substrate to anneal at the second temperature. The plurality of trenches on the top surface of the substrate is characterized by a second trench depth of less than 2 nm as a result of the annealing. The method also includes forming one or more epitaxial layers over the annealed surface.


While the above is a full description of the specific embodiments, various modifications, alternative constructions and equivalents may be used. Therefore, the above description and illustrations should not be taken as limiting the scope of the invention which is defined by the appended claims.

Claims
  • 1. A method for smoothing a substrate for epitaxial growth, said substrate comprising at least a gallium and nitrogen containing material, and having a top surface, at least a portion of said top surface having a first RMS roughness, the method comprising: heat treating said substrate to form an annealed substrate surface; and wherein said heat treating comprises at least a first step and a second step, in said first step, subjecting said substrate to a first temperature of at least about 1000° C. for a first time period of about 5 minutes to about 30 minutes in the presence of H2 and NH3, and, in said second step, after said first step, subjecting the substrate to a second temperature, substantially higher than said first temperature for a second time period in the presence of at least NH3 to form said annealed substrate surface wherein, after said first step, said at least a portion of said top surface comprises a first surface smoothness, and after said second step, said at least a portion of said top surface comprises a second surface smoothness different than said first surface smoothness and defined by a second RMS roughness less than said first RMS roughness, andwherein said heat treating occurs prior to epitaxial growth.
  • 2. The method of claim 1, wherein said first step comprises providing NH3 at a flow rate of 8 slpm.
  • 3. The method of claim 1, further comprising forming one or more epitaxial layers over the top surface of said top surface.
  • 4. The method of claim 3, wherein forming one or more epitaxial layers over the top surface of said top surface using a chemical vapor deposition.
  • 5. The method of claim 1, further comprising forming LED chips using said top surface.
  • 6. The method of claim 1, wherein the first time period is 12 minutes to 18 minutes.
  • 7. The method of claim 1, wherein the second time period is 10 minutes.
  • 8. The method of claim 1, wherein said second step comprises exposing the substrate to one or more Group-III materials during the second time period.
  • 9. The method of claim 1, further comprising polishing the top surface of the substrate before placing the substrate in the processing apparatus.
  • 10. The method of claim 1, further comprising forming a rectifying device structure over the annealed substrate surface.
  • 11. The method of claim 1, further comprising forming a transistor device structure over the annealed substrate surface.
  • 12. The method of claim 1, wherein said second RMS roughness is less than 0.1 nm over an area of 25 μm2.
  • 13. The method of claim 3, wherein the one or more epitaxial layers are formed at a temperature of at least 800° C.
  • 14. The method of claim 13, wherein the one or more epitaxial layers are formed at a temperature of less than 1,000° C.
  • 15. The method of claim 1, wherein the substrate has a surface orientation characterized by a polar, non-polar, or semi-polar crystal orientation.
  • 16. The method of claim 3, further comprising forming contact regions over the one or more epitaxial layers.
  • 17. The method of claim 3, further comprising performing an etching process over the annealed substrate surface.
  • 18. The method of claim 1, further comprising polishing the top surface of the substrate before the substrate is subjected to said first step.
  • 19. The method of claim 1, further comprises forming a rectifying device structure over said top surface.
  • 20. The method of claim 3, further comprising separating said top surface from the one or more epitaxial layers.
  • 21. The method of claim 1, wherein, in said first step, said H2 is provided at a flow rate of 31 slpm, and said NH3 is provided at a flow rate of 8 slpm; andin said second step, said NH3 is provided at a flow rate of 8 slpm.
  • 22. The method of claim 12, wherein said second RMS roughness is less than 0.05 nm over an area of 25 μm2.
  • 23. The method of claim 1, wherein said substrate comprises a plurality of defects having a first depth of at least 8 nm before said heat treating, said plurality of defects having a second depth of less than 2 nm after said heat treating.
  • 24. The method of claim 1, wherein said first temperature is about 1050° C. to about 1100° C.
  • 25. The method of claim 1, wherein said second temperature is at least about 1300° C.
  • 26. The method of claim 1, wherein during said heat treating said substrate, nothing is grown on the substrate.
Parent Case Info

This application claims the benefit of U.S. Provisional Application No. 61/526,355, filed on Aug. 23, 2011, which is incorporated by reference in its entirety.

US Referenced Citations (197)
Number Name Date Kind
3647522 Single Mar 1972 A
4065688 Thornton Dec 1977 A
4341592 Shortes et al. Jul 1982 A
4860687 Frijlink Aug 1989 A
4911102 Manabe et al. Mar 1990 A
5331654 Jewell et al. Jul 1994 A
5334277 Nakamura Aug 1994 A
5527417 Iida et al. Jun 1996 A
5647945 Matsuse et al. Jul 1997 A
5663592 Miyazawa et al. Sep 1997 A
5698880 Takahashi et al. Dec 1997 A
5736753 Ohno et al. Apr 1998 A
5813753 Vriens et al. Sep 1998 A
5821555 Saito et al. Oct 1998 A
5864171 Yamamoto et al. Jan 1999 A
5888907 Tomoyasu et al. Mar 1999 A
5951923 Horie et al. Sep 1999 A
6123768 Moustakas Sep 2000 A
6153010 Kiyoku et al. Nov 2000 A
6239454 Glew et al. May 2001 B1
6451157 Hubacek Sep 2002 B1
6468882 Motoki et al. Oct 2002 B2
6489636 Goetz et al. Dec 2002 B1
6734461 Shiomi et al. May 2004 B1
6755932 Masuda et al. Jun 2004 B2
6814811 Ose Nov 2004 B2
6833564 Shen et al. Dec 2004 B2
6855959 Yamaguchi et al. Feb 2005 B2
6858081 Biwa et al. Feb 2005 B2
6875273 Katamine et al. Apr 2005 B2
6920166 Akasaka et al. Jul 2005 B2
7053413 D'Evelyn et al. May 2006 B2
7135348 Okuyama et al. Nov 2006 B2
7208096 Akkipeddi et al. Apr 2007 B2
7312156 Granneman et al. Dec 2007 B2
7348600 Narukawa et al. Mar 2008 B2
7390359 Miyanaga et al. Jun 2008 B2
7483466 Uchida et al. Jan 2009 B2
7535082 Nakayama et al. May 2009 B2
7550305 Yamagata et al. Jun 2009 B2
7555025 Yoshida Jun 2009 B2
7691658 Kaeding et al. Apr 2010 B2
7709284 Iza et al. May 2010 B2
7718454 Nakamura et al. May 2010 B2
7727332 Habel et al. Jun 2010 B2
7749326 Kim et al. Jul 2010 B2
7786488 Nakayama et al. Aug 2010 B2
7806078 Yoshida Oct 2010 B2
7939354 Kyono et al. May 2011 B2
7968864 Akita et al. Jun 2011 B2
8008165 Nakayama et al. Aug 2011 B2
8017932 Okamoto et al. Sep 2011 B2
8153475 Shum et al. Apr 2012 B1
8247887 Raring et al. Aug 2012 B1
8268643 Matsumoto Sep 2012 B2
8293551 Sharma et al. Oct 2012 B2
8294179 Raring Oct 2012 B1
8313964 Sharma et al. Nov 2012 B2
8314429 Raring et al. Nov 2012 B1
8389305 Felker et al. Mar 2013 B2
8431942 Butterworth Apr 2013 B2
8494017 Sharma et al. Jul 2013 B2
8524578 Raring et al. Sep 2013 B1
8597967 Krames et al. Dec 2013 B1
8686431 Batres et al. Apr 2014 B2
8749030 Raring et al. Jun 2014 B2
8847249 Raring et al. Sep 2014 B2
20010043042 Murazaki et al. Nov 2001 A1
20020028564 Motoki et al. Mar 2002 A1
20020085603 Okumura Jul 2002 A1
20020127824 Shelton et al. Sep 2002 A1
20030012243 Okumura Jan 2003 A1
20030020087 Goto et al. Jan 2003 A1
20030047076 Liu Mar 2003 A1
20030080345 Motoki et al. May 2003 A1
20030140846 Biwa et al. Jul 2003 A1
20030200931 Goodwin Oct 2003 A1
20040025787 Selbrede et al. Feb 2004 A1
20040060518 Nakamura et al. Apr 2004 A1
20040080256 Hampden-Smith et al. Apr 2004 A1
20040089919 Motoki et al. May 2004 A1
20040099213 Adomaitis et al. May 2004 A1
20040116033 Ouderkirk et al. Jun 2004 A1
20040146264 Auner et al. Jul 2004 A1
20040151222 Sekine Aug 2004 A1
20040175939 Nakamura et al. Sep 2004 A1
20040233950 Furukawa et al. Nov 2004 A1
20040245543 Yoo Dec 2004 A1
20040247275 Vakhshoori et al. Dec 2004 A1
20040262624 Akita et al. Dec 2004 A1
20050001227 Niki et al. Jan 2005 A1
20050012446 Jermann et al. Jan 2005 A1
20050025205 Ryowa et al. Feb 2005 A1
20050040384 Tanaka et al. Feb 2005 A1
20050045894 Okuyama et al. Mar 2005 A1
20050072986 Sasaoka Apr 2005 A1
20050095861 Ueno et al. May 2005 A1
20050139960 Shibata Jun 2005 A1
20050214992 Chakraborty et al. Sep 2005 A1
20050218413 Matsumoto et al. Oct 2005 A1
20050218780 Chen Oct 2005 A1
20050229855 Raaijmakers Oct 2005 A1
20050245095 Haskell et al. Nov 2005 A1
20060033009 Kobayashi et al. Feb 2006 A1
20060060833 Bruckner et al. Mar 2006 A1
20060066319 Dallenbach et al. Mar 2006 A1
20060078022 Kozaki et al. Apr 2006 A1
20060086319 Kasai et al. Apr 2006 A1
20060086948 Ohno et al. Apr 2006 A1
20060097278 Goto et al. May 2006 A1
20060126688 Kneissl Jun 2006 A1
20060144334 Yim et al. Jul 2006 A1
20060186418 Edmond et al. Aug 2006 A1
20060193359 Kuramoto Aug 2006 A1
20060216416 Sumakeris et al. Sep 2006 A1
20060240585 Epler et al. Oct 2006 A1
20060272572 Uematsu et al. Dec 2006 A1
20060286695 Yanashima et al. Dec 2006 A1
20070045200 Moon et al. Mar 2007 A1
20070081857 Yoon Apr 2007 A1
20070093073 Farrell et al. Apr 2007 A1
20070101932 Schowalter et al. May 2007 A1
20070110112 Sugiura May 2007 A1
20070111488 Chakraborty et al. May 2007 A1
20070153866 Shchegrov et al. Jul 2007 A1
20070163490 Habel et al. Jul 2007 A1
20070184637 Haskell et al. Aug 2007 A1
20070242716 Samal et al. Oct 2007 A1
20070259464 Bour et al. Nov 2007 A1
20070280320 Feezell et al. Dec 2007 A1
20080001165 Hashimoto et al. Jan 2008 A1
20080001174 Shibata Jan 2008 A1
20080030976 Murazaki et al. Feb 2008 A1
20080081015 Sarayama et al. Apr 2008 A1
20080092812 McDiarmid et al. Apr 2008 A1
20080095492 Son et al. Apr 2008 A1
20080121916 Teng et al. May 2008 A1
20080124817 Bour et al. May 2008 A1
20080151543 Wang Jun 2008 A1
20080173735 Mitrovic et al. Jul 2008 A1
20080198881 Farrell et al. Aug 2008 A1
20080232416 Okamoto et al. Sep 2008 A1
20080251020 Franken et al. Oct 2008 A1
20080257256 Melnik et al. Oct 2008 A1
20080308815 Kasai et al. Dec 2008 A1
20080315179 Kim et al. Dec 2008 A1
20090021723 De Lega Jan 2009 A1
20090066241 Yokoyama Mar 2009 A1
20090080857 St. John-Larkin Mar 2009 A1
20090081857 Hanser et al. Mar 2009 A1
20090081867 Taguchi et al. Mar 2009 A1
20090086475 Caruso et al. Apr 2009 A1
20090141765 Kohda et al. Jun 2009 A1
20090153752 Silverstein Jun 2009 A1
20090155989 Uematsu et al. Jun 2009 A1
20090159869 Ponce et al. Jun 2009 A1
20090229519 Saitoh Sep 2009 A1
20090309110 Raring et al. Dec 2009 A1
20090309127 Raring et al. Dec 2009 A1
20090315965 Yamagata et al. Dec 2009 A1
20090316116 Melville et al. Dec 2009 A1
20100006546 Young et al. Jan 2010 A1
20100006876 Moteki et al. Jan 2010 A1
20100031875 D'Evelyn Feb 2010 A1
20100032644 Akita et al. Feb 2010 A1
20100133656 Hager et al. Jun 2010 A1
20100140745 Khan et al. Jun 2010 A1
20100163887 Kim et al. Jul 2010 A1
20100187540 Ishibashi et al. Jul 2010 A1
20100195687 Okamoto et al. Aug 2010 A1
20100213439 Ueno Aug 2010 A1
20100220262 DeMille et al. Sep 2010 A1
20100288190 Zhang et al. Nov 2010 A1
20100295088 D'Evelyn et al. Nov 2010 A1
20100309943 Chakraborty et al. Dec 2010 A1
20100320462 Koukitu et al. Dec 2010 A1
20100327291 Preble et al. Dec 2010 A1
20110056429 Raring et al. Mar 2011 A1
20110057205 Mueller et al. Mar 2011 A1
20110075694 Yoshizumi et al. Mar 2011 A1
20110129669 Fujito et al. Jun 2011 A1
20110164637 Yoshizumi et al. Jul 2011 A1
20110177631 Gardner et al. Jul 2011 A1
20110203514 Pimputkar et al. Aug 2011 A1
20110216795 Hsu et al. Sep 2011 A1
20110247556 Raring et al. Oct 2011 A1
20110315999 Sharma et al. Dec 2011 A1
20120068188 Feigelson Mar 2012 A1
20120135553 Felker et al. May 2012 A1
20120187366 Yoon Jul 2012 A1
20120314398 Raring et al. Dec 2012 A1
20130016750 Raring et al. Jan 2013 A1
20130022758 Trottier Jan 2013 A1
20130044782 Raring Feb 2013 A1
20130075770 Chakraborty et al. Mar 2013 A1
20140103356 Krames et al. Apr 2014 A1
20140346524 Batres et al. Nov 2014 A1
Foreign Referenced Citations (37)
Number Date Country
1783525 Jun 2006 CN
1851942 Oct 2006 CN
101944480 Jan 2011 CN
03-287770 Dec 1991 JP
06-508000 Oct 1992 JP
11-340507 Dec 1999 JP
2000-082676 Mar 2000 JP
2000-223743 Aug 2000 JP
2002-252371 Sep 2002 JP
2003-060318 Feb 2003 JP
2004-207519 Jul 2004 JP
2004-536450 Dec 2004 JP
2005-235908 Sep 2005 JP
2005-244226 Sep 2005 JP
2006-066869 Mar 2006 JP
2006-093683 Apr 2006 JP
2003-101081 May 2006 JP
2006-156958 Jun 2006 JP
2006-279025 Oct 2006 JP
2006-308858 Nov 2006 JP
2007-173467 Jul 2007 JP
2007-537600 Dec 2007 JP
2008-010749 Jan 2008 JP
2008-091488 Apr 2008 JP
2008-159606 Jul 2008 JP
2009-038220 Feb 2009 JP
2009-526379 Jul 2009 JP
2002-084040 Feb 2010 JP
2006-036561 Jul 2010 JP
2010-219490 Sep 2010 JP
2005-129896 Nov 2010 JP
2006-257290 Dec 2010 JP
2007-251214 Apr 2011 JP
2007-188962 Jul 2011 JP
2007-184352 Nov 2011 JP
WO 2008041521 Apr 2008 WO
WO 2011022699 Feb 2011 WO
Non-Patent Literature Citations (104)
Entry
USPTO Office Action for U.S. Appl. No. 12/727,148 dated May 15, 2013.
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Feb. 23, 2011.
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Aug. 12, 2011.
USPTO Office Action for U.S. Appl. No. 12/484,924 dated Apr. 14, 2011.
USPTO Office Action for U.S. Appl. No. 12/484,924 dated Oct. 31, 2011.
USPTO Office Action for U.S. Appl. No. 12/573,820 dated Mar. 2, 2011.
USPTO Office Action for U.S. Appl. No. 12/573,820 dated Oct. 11, 2011.
USPTO Office Action for U.S. Appl. No. 12/859,153 dated Feb. 26, 2013.
Franssila, ‘Tools for CVD and Epitaxy’, Introduction to Microfabrication, 2004, pp. 329-336.
USPTO Office Action for U.S. Appl. No. 12/859,153 dated Sep. 25, 2012.
Communication from the Chinese Patent Office re 2010800458819 dated Feb. 27, 2014, 2 pages.
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Feb. 13, 2014, 7 pages.
USPTO Office Action for U.S. Appl. No. 12/484,924 dated Dec. 18, 2013, 15 pages.
USPTO Office Action for U.S. Appl. No. 12/573,820 dated Oct. 9, 2013, 28 pages.
USPTO Office Action for U.S. Appl. No. 12/727,148 dated Nov. 21, 2013, 9 pages.
USPTO Office Action for U.S. Appl. No. 13/046,565 dated Nov. 7, 2011, 16 pages.
USPTO Office Action for U.S. Appl. No. 13/046,565 dated Feb. 2, 2012, 16 pages.
USPTO Office Action for U.S. Appl. No. 13/046,565 dated Apr. 13, 2012, 39 pages.
USPTO Office Action for U.S. Appl. No. 13/046,565 dated Jul. 19, 2012, 23 pages.
USPTO Office Action for U.S. Appl. No. 13/621,485 dated Oct. 8, 2013, 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 13/621,485 dated Feb. 4, 2014, 7 pages.
Communication from the Japanese Patent Office re 2012-079345 dated Jul. 4, 2013, 15 pages.
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Aug. 15, 2013, 8 pages.
USPTO Office Action for U.S. Appl. No. 12/859,153 dated Jun. 21, 2013, 24 pages.
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Feb. 13, 2014 (7 pages).
USPTO Office Action for U.S. Appl. No. 12/484,924 dated Dec. 18, 2013 (15 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/484,924 dated May 29, 2014 (8 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/621,485 dated Feb. 4, 2014 (7 pages).
Communication from the Japanese Patent Office re 2012-525744 dated Jun. 18, 2014 (14 pages).
Communication from the Chinese Patent Office re 2011522148 dated Jul. 9, 2014 (7 pages).
USPTO Office Action for U.S. Appl. No. 12/482,440 dated Sep. 11, 2014 (8 pages).
USPTO Office Action for U.S. Appl. No. 12/727,148 dated Sep. 11, 2014 (11 pages).
USPTO Office Action for U.S. Appl. No. 13/431,834 dated Sep. 3, 2014 (10 pages).
Abare, ‘Cleaved and Etched Facet Nitride Laser Diodes’, IEEE Journal of Selected Topics in Quantum Electronics, vol. 4, No. 3, 1998, pp. 505-509.
Aoki et al., ‘InGaAs/InGaAsP MQW Electroabsorption Modulator Integrated With a DFB Laser Fabricated by Band-Gap Energy Control Selective Area MOCVD’, IEEE Journal of Quantum Electronics, vol. 29, 1993, pp. 2088-2096.
Asano et al., ‘100-mW Kink-Free Blue-Violet Laser Diodes With Low Aspect Ratio’, IEEE Journal of Quantum Electronics, vol. 39, No. 1, 2003, pp. 135-140.
Bernardini et al., ‘Spontaneous Polarization and Piezoelectric Constants of III-V Nitrides’, Physical Review B, vol. 56, No. 16, 1997, pp. R10-024-R10-027.
Caneau et al., ‘Studies on Selective OMVPE of (Ga,In)/(As,P)’, Journal of Crystal Growth, vol. 124, 1992, pp. 243-248.
Chen et al., ‘Growth and Optical Properties of Highly Uniform and Periodic InGaN Nanostructures’, Advanced Materials, vol. 19, 2007, pp. 1707-1710.
Founta et al., ‘Anisotropic Morphology of Nonpolar a-Plane GaN Quantum Dots and Quantum Wells’, Journal of Applied Physics, vol. 102, vol. 7, 2007, pp. 074304-1-074304-6.
Funato et al., ‘Blue, Green, and Amber InGaN/GaN Light-Emitting Diodes on Semipolar (1122) GaN Bulk Substrates’, Japanese Journal of Applied Physics, vol. 45, No. 26, 2006, pp. L659-L662.
Funato et al., ‘Monolithic Polychromatic Light-Emitting Diodes Based on InGaN Microfacet Quantum Wells Toward Tailor-Made Solid-State Lighting’, Applied Physics Express, vol. 1, 2008, pp. 011106-1-011106-3.
Hiramatsu et al., ‘Selective Area Growth and Epitaxial Lateral Overgrowth of GaN by Metalorganic Vapor Phase Epitaxy and Hydride Vapor Phase Epitaxy’, Materials Science and Engineering, vol. B59, 1999, pp. 104-111.
Khan, ‘Cleaved Cavity Optically Pumped InGaN—GaN Laser Grown on Spinel Substrates’, Applied Physics Letters, vol. 69, No. 16, 1996, pp. 2417-2420.
Kuramoto et al., ‘Novel Ridge-Type InGaN Multiple-Quantum-Well Laser Diodes Fabricated by Selective Area Re-Growth on n-GaN Substrates’, Japanese Journal of Applied Physics, vol. 40, 2001, pp. L925-L927.
Lin et al., ‘Influence of Separate Confinement Heterostructure Layer on Carrier Distribution in InGaAsP Laser Diodes With Nonidentical Multiple Quantum Wells’, Japanese Journal of Applied Physics, vol. 43, No. 10, 2004, pp. 7032-7035.
Nakamura et al., ‘InGaN/Gan/AlGaN-Based Laser Diodes With Modulation-Doped Strained-Layer Superlattices Grown on an Epitaxially Laterally Overgrown GaN Substrate’, Applied Physics Letters, vol. 72, No. 2, 1998, pp. 211-213.
Nam et al., ‘Lateral Epitaxial Overgrowth of GaN Films on SiO2 Areas Via Metalorganic Vapor Phase Epitaxy’, Journal of Electronic Materials, vol. 27, No. 4, 1998, pp. 233-237.
Okamoto et al., ‘Pure Blue Laser Diodes Based on Nonpolar m-Plane Gallium Nitride With InGaN Waveguiding Layers’, Japanese Journal of Applied Physics, vol. 46, No. 35, 2007, pp. L820-L822.
Okamoto et al., ‘High-Efficiency Continuous-Wave Operation of Blue-Green Laser Diodes Based on Nonpolar mPlane Gallium Nitride’, The Japan Society of Applied Physics, Applied Physics, Express 1, 2008, pp. 072201-1-072201-3.
Okubo, ‘Nichia Develops Blue-Green Semiconductor Laser With 488 nm Wavelength’, http://techon.nikkeibp.co.jp/english/ NEWS—EN/20080122/146009, 2008.
Park, ‘Crystal Orientation Effects on Electronic Properties of Wurtzite InGaN/GaN Quantum Wells’, Journal of Applied Physics, vol. 91, No. 12, 2002, pp. 9903-9908.
International Search Report of PCT Application No. PCT/US2009/047107, dated Sep. 29, 2009, 14 pages total.
International Search Report & Written Opinion of PCT Application No. PCT/US2010/030939, dated Jun. 16, 2010, 9 pages total.
International Search Report & Written Opinion of PCT Application No. PCT/US2010/049172, dated Nov. 17, 2010, 7 pages total.
International Search Report of PCT Application No. PCT/US2011/037792, dated Sep. 8, 2011, 2 pages total.
Purvis, ‘Changing the Crystal Face of Gallium Nitride’, The Advance Semiconductor Magazine, vol. 18, No. 8, 2005, pp. 1-3.
Romanov et al., ‘Strain-Induced Polarization in Wurtzite III-Nitride Semipolar Layers’, Journal of Applied Plysics, vol. 100, 2006, pp. 023522-1 through 023522-10.
Sato et al., ‘High Power and High Efficiency Green Light Emitting Diode on Free-Standing Semipolar (1122) Bulk GaN Substrate’, Physica Status Solidi (RRL), vol. 1, No. 4, 2007, pp. 162-164.
Schmidt et al., ‘Demonstration of Nonpolar m-Plane InGaN/GaN Laser Diodes’, Japanese Journal of Applied Physics, vol. 46, No. 9, 2007, pp. L190-L191.
Schoedl, ‘Facet Degradation of GaN Heterostructure Laser Diodes’, Journal of Applied Physics, vol. 97, issue 12, 2006, pp. 123102-1-123102-8.
Uchida et al., ‘Recent Progress in High-Power Blue-Violet Lasers’, IEEE Journal of Selected Topics in Quantum Electronics, vol. 9, No. 5, 2003, pp. 1252-1259.
Waltereit et al., ‘Nitride Semiconductors Free of Electrostatic Fields for Efficient White Light-Emitting Diodes’, Letters to Nature: International Weekly Journal of Science, vol. 406, 2000, pp. 865-868.
Yu et al., ‘Multiple Wavelength Emission From Semipolar InGaN/GaN Quantum Wells Selectively Grown by MOCVD’, Optical Society of America, 2007, pp. 1-2.
USPTO Office Action for U.S. Appl. No. 12/491,169 dated Oct. 22, 2010 (9 pages).
USPTO Office Action for U.S. Appl. No. 12/491,169 dated May 11, 2011 (9 pages).
USPTO Office Action for U.S. Appl. No. 12/502,058 dated Dec. 8, 2010 (14 pages).
USPTO Office Action for U.S. Appl. No. 12/502,058 dated Aug. 19, 2011 (12 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/502,058 dated Apr. 16, 2012 (10 pages).
USPTO Office Action for U.S. Appl. No. 12/749,466 dated Jun. 29, 2011 (19 pages).
USPTO Office Action for U.S. Appl. No. 12/749,466 dated Feb. 3, 2012 (14 pages).
USPTO Office Action for U.S. Appl. No. 12/759,273 dated Nov. 21, 2011 (9 pages).
USPTO Office Action for U.S. Appl. No. 12/762,269 dated Oct. 12, 2011 (11 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/762,269 dated Apr. 23, 2012 (8 pages).
USPTO Office Action for U.S. Appl. No. 12/762,271 dated Dec. 23, 2011 (11 pages).
USPTO Office Action for U.S. Appl. No. 12/762,271 dated Jun. 6, 2012 (12 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/762,278 dated Nov. 7, 2011 (10 pages).
USPTO Office Action for U.S. Appl. No. 12/778,718 dated Nov. 25, 2011 (11 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/778,718 dated Apr. 3, 2012 (13 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/778,718 dated Jun. 13, 2012 (7 pages).
USPTO Office Action for U.S. Appl. No. 12/789,303 dated Sep. 24, 2012 (19 pages).
USPTO Office Action for U.S. Appl. No. 12/858,379 dated Apr. 14, 2011 (6 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/858,379 dated Dec. 6, 2011 (9 pages).
USPTO Office Action for U.S. Appl. No. 12/868,441 dated Apr. 30, 2012 (11 pages).
USPTO Office Action for U.S. Appl. No. 12/883,093 dated Mar. 13, 2012 (9 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/883,093 dated Nov. 21, 2012 (12 pages).
USPTO Office Action for U.S. Appl. No. 12/883,652 dated Apr. 17, 2012 (7 pages).
USPTO Office Action for U.S. Appl. No. 12/884,993 dated Mar. 16, 2012 (12 pages).
USPTO Notice of Allowance for U.S. Appl. No. 12/884,993 dated Nov. 26, 2012 (6 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/163,498 dated Jul. 23, 2012 (4 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/298,617 dated Sep. 13, 2013 (11 pages).
USPTO Office Action for U.S. Appl. No. 13/304,182 dated May 9, 2014 (12 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/304,182 dated Aug. 27, 2014 (8 pages).
USPTO Office Action for U.S. Appl. No. 13/354,639 dated Nov. 7, 2012 (11 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/354,639 dated Dec. 14, 2012 (8 pages).
USPTO Office Action for U.S. Appl. No. 13/465,976 dated Aug. 16, 2012 (16 pages).
USPTO Office Action for U.S. Appl. No. 13/465,976 dated Dec. 20, 2012 (16 pages).
USPTO Office Action for U.S. Appl. No. 13/465,976 dated Aug. 25, 2014 (21 pages).
USPTO Office Action for U.S. Appl. No. 13/491,483 dated Jan. 16, 2014 (9 pages).
USPTO Office Action for U.S. Appl. No. 13/491,483 dated Jun. 27, 2014 (8 pages).
USPTO Notice of Allowance for U.S. Appl. No. 13/491,483 dated Sep. 18, 2014 (7 pages).
USPTO Office Action for U.S. Appl. No. 13/538,426 dated Nov. 21, 2014 (15 pages).
USPTO Office Action for U.S. Appl. No. 13/904,237 dated May 22, 2014 (13 pages).
USPTO Office Action for U.S. Appl. No. 14/181,386 dated Oct. 28, 2014 (10 pages).
Provisional Applications (1)
Number Date Country
61526355 Aug 2011 US