Method for stencil printing during manufacture of printed circuit board

Information

  • Patent Grant
  • 10426039
  • Patent Number
    10,426,039
  • Date Filed
    Monday, March 21, 2016
    8 years ago
  • Date Issued
    Tuesday, September 24, 2019
    5 years ago
Abstract
A method for stencil printing during manufacture of a printed circuit board includes forming a circuit diagram on a trepanned circuit board using a first stencil that has the circuit diagram, a scraper and conductive inks, forming a solder mask layer on the circuit board using a second stencil, the scraper, and solder materials, forming words and marks on the circuit board using a third stencil, the scraper, and inks, and forming a solder paste layer on the circuit board using a fourth stencil, the scraper, and solder paste.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to Chinese Patent Application No. 201510807431.3 filed on Nov. 20, 2015, the contents of which are incorporated by reference herein.


FIELD

The subject matter herein generally relates to printed circuit board manufacture, and particularly to a method for stencil printing during manufacture of a printed circuit board.


BACKGROUND

In a traditional process of manufacturing printed circuit board, steps of copper deposition, circuit diagram transfer, circuit diagram electroplating, film stripping, etching, tin stripping, solder resist pattern transfer, and tin deposition are usually included.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 illustrates a flowchart of a method for stencil printing during manufacture of a printed circuit board of one embodiment.



FIGS. 2-3 illustrate a flowchart of a method for stencil printing during manufacture of a multilayer printed circuit board of one embodiment.





DETAILED DESCRIPTION

It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and components have not been described in detail so as not to obscure the related relevant feature being described. The drawings are not necessarily to scale and the proportions of certain parts can be exaggerated to better illustrate details and features. The description is not to be considered as limiting the scope of the embodiments described herein.



FIG. 1 illustrates a flowchart of a method for stencil printing during manufacture of a printed circuit board. In the illustrated embodiment, the circuit board is printed by use of a number of stencils, a scraper, printing materials, and other steps. The stencil includes a silkscreen, a steel disc, and a frame. The silkscreen is pasted on the steel disc by bonding glues. The steel disc is made from stainless steel. In the illustrated embodiment, the steel disc can be trepanned by means of laser cutting, chemical etching, or electroforming. The frame is used for fixing the silkscreen and the steel disc. The scraper is made from rubber material, and is used for scraping some printing materials on and over the stencils.


In the illustrated embodiment, the stencil has a predetermined thickness for reasons of printing the printing materials on a designated area of the circuit board, wherein the predetermined thickness is in a range from 0.1 millimeter to 0.3 millimeters. The silkscreen of the stencil includes a number of meshes, and the printing materials can pass through the meshes of the silkscreen, thus the scraper can scrape the printing material onto the circuit through the meshes corresponding to trepanned holes.


As illustrated in FIG. 1, the method is provided by way of example, as there are a variety of ways to carry out the method. Each block shown in FIG. 1 represents one or more processes, methods, or subroutines carried out in the example method. Furthermore, the illustrated order of blocks is by example only and the order of the blocks can be changed. Additional blocks may be added or fewer blocks may be utilized, without departing from this disclosure. The example method can begin at block 1.


At block 1, a board is chosen as a circuit board and holes are trepanned on the circuit board.


At block 2, a circuit diagram is formed on the trepanned circuit board using a first stencil, the scraper, and conductive inks.


In the illustrated embodiment, the holes corresponding to the circuit diagram are trepanned on the first stencil. The first stencil having the circuit diagram is fixed on the trepanned circuit board, wherein the holes are aligned to an area where a circuit diagram is to be formed on the circuit board. The conductive inks are put on one end of the first stencil. The scraper moves the conductive inks around between the end having the conductive inks and the other end. The conductive inks are extruded to the circuit board from the holes of the first stencil by the scraper, thereby the circuit diagram is formed on the circuit board.


In the illustrated embodiment, the scraper moves around repeatedly to distribute the conductive inks uniformly on the circuit diagram area of the circuit board. When the circuit diagram is formed on the circuit board, the scraper is cleaned prior to being reused. In the illustrated embodiment, the conductive inks are a type of pasty inks with conductive materials, such as gold, silver, copper, or carbon.


At block 3, a solder mask layer is formed on the circuit board using a second stencil, the scraper, and solder materials.


In the illustrated embodiment, the holes corresponding to the solder mask layer are trepanned on the second stencil. The second stencil is fixed on the circuit board, wherein the holes on the second stencil are aligned to an area where a solder mask layer is to be formed on the circuit board. The solder materials are put on one end of the second stencil. The scraper moves the solder materials around between the end having the solder materials and the other end. The solder materials are extruded to the circuit board from the holes of the second stencil by the scraper, thereby the solder mask layer is formed on the circuit board.


When the solder mask layer is formed on the circuit board, the scraper is cleaned prior to being reused. In the illustrated embodiment, the solder materials can be green solder resists, blue solder resists, or red solder resists.


At block 4, words and marks are formed on the circuit board using a third stencil, the scraper, and inks.


In the illustrated embodiment, the holes corresponding to the words and marks are trepanned on the third stencil. The third stencil is fixed on the circuit board, wherein the holes on the third stencil are aligned to an area or areas on which the words and marks are to be formed on the circuit board. The inks are put on one end of the third stencil. The scraper moves the inks around between the end having the inks and the other end. The inks are extruded to the circuit board from the holes of the third stencil by the scraper, thereby the words and marks are formed on the circuit board.


When the words and marks are formed on the circuit board, the scraper is cleaned prior to being reused. In the illustrated embodiment, the inks are thermosetting inks.


At block 5, a solder paste layer is formed on the circuit board using a fourth stencil, the scraper, and solder paste.


In the illustrated embodiment, the holes corresponding to the solder paste layer are trepanned on the fourth stencil. The fourth stencil is fixed on the circuit board, wherein the holes on the fourth stencil are aligned to an area where the solder paste layer is to be formed on the circuit board. The solder paste is put on one end of the fourth stencil. The scraper moves the solder paste around between the end having the solder paste and the other end. The solder paste is extruded to the circuit board from the holes of the fourth stencil by the scraper, thereby the solder paste layer is formed on the circuit board. When the solder paste layer is formed on the circuit board, the scraper is cleaned prior to being reused.


At block 6, the printed circuit board is tested.


In the illustrated embodiment, the printed circuit board test includes electrical testing and visual inspection. The electrical testing checks whether an open circuit or a short circuit exists, and the visual inspection checks the appearance of the printed circuit board.



FIG. 2 and FIG. 3 illustrate a flowchart of a method for stencil printing during manufacture of a multilayer printed circuit board. The method is provided by way of example, as there are a variety of ways to carry out the method. Each block shown in FIG. 2 and FIG. 3 represents one or more processes, methods, or subroutines carried out in the example method. Furthermore, the illustrated order of blocks is by example only and the order of the blocks can be changed. Additional blocks may be added or fewer blocks may be utilized, without departing from this disclosure.


At block 101, a number of boards are chosen as circuit boards.


At block 102, a circuit diagram is formed on each inner layer circuit board of the multilayer circuit board using a sixth stencil, the scraper, and the conductive inks. In the illustrated embodiment, the holes corresponding to the circuit diagram are trepanned on the sixth stencil.


At block 103, when the circuit diagram is formed on each inner layer circuit boards, the inner layer circuit boards are tested.


At block 104, the inner layer circuit boards and outer layer circuit boards of the multilayer circuit board are compressed.


At block 105, holes are trepanned on the multilayer circuit board. In the illustrated embodiment, the trepanned holes include location holes and via holes.


At block 106, a conductor layer is formed on each via hole of the multilayer circuit board using a fifth stencil, the scraper, and conductive paste.


In the illustrated embodiment, the holes corresponding to the via holes are trepanned on the fifth stencil. The fifth stencil is fixed on the circuit board, wherein the holes on the fifth stencil are aligned to the via holes to be formed the conductor layer on the circuit board. The conductive paste is put on one end of the fifth stencil. The scraper moves the conductive paste around between the end having the conductive paste and the other end. The conductive paste is extruded to the via holes of the circuit board from the holes of the fifth stencil by the scraper, thereby the conductor layer is formed in each via hole when the conductive paste solidifies.


When the conductor layer is formed in each via hole of the circuit board, the scraper is cleaned prior to being reused. In the illustrated embodiment, the conductive paste can be silver paste, copper paste, or carbon paste.


At block 107, a circuit diagram is formed on each outer layer circuit board of the multilayer circuit board using a seventh stencil, the scraper, and the conductive inks. In the illustrated embodiment, the holes corresponding to the circuit diagram are trepanned on the seventh stencil.


At block 108, when the circuit diagram is formed on each outer layer circuit board, the outer layer circuit boards are tested.


At block 109, a solder mask layer is formed on the multilayer circuit board using a second stencil, the scraper, and solder materials.


At block 110, words and marks are formed on the multilayer circuit board using a third stencil, the scraper, and inks.


At block 111, a metal layer is formed on an edge connector of the multilayer circuit board. In the illustrated embodiment, the metal layer is nickel and/or gold.


At block 112, a solder paste layer is formed on the multilayer circuit board using a fourth stencil, the scraper, and solder paste.


At block 113, the printed circuit board is tested.


In the process of manufacturing the printed circuit board using the stencil printing method, steps of copper deposition, circuit diagram transfer, circuit diagram electroplating, film stripping, etching, tin striping, solder resist pattern transfer, and tin deposition are avoided, thus less time is spent for manufacturing the printed circuit board. At the same time, less pollution is generated during manufacture of such printed circuit board.


It is believed that the present embodiments and their advantages will be understood from the foregoing description, and it will be apparent that various changes may be made thereto without departing from the spirit and scope of the disclosure or sacrificing all of its material advantages, the examples hereinbefore described merely being exemplary embodiments of the present disclosure.

Claims
  • 1. A method for stencil printing during manufacture of a multilayer printed circuit board, comprising: positioning a first stencil having a circuit diagram onto a circuit board, wherein the first stencil comprises a silkscreen, a steel disc, and a frame, the silkscreen is pasted on the steel disc, the frame fastens the silkscreen and the steel disc,applying conductive inks onto the first stencil through meshes of the silkscreen and trepanned holes of the steel disc using a scraper, thereby forming the circuit diagram on the circuit board;applying solder materials on a second stencil disposed on the circuit board using the scraper, thereby forming a solder mask layer on the circuit board;applying inks on a third stencil disposed on the circuit board using the scraper, thereby forming words and marks on the circuit board; andapplying solder paste on a fourth stencil disposed on the circuit board using the scraper, thereby forming a solder paste layer on the circuit board;after applications of the first stencil, the second stencil, the third stencil, and the fourth stencil, compressing two of the circuit board to form the multilayer printed circuit board;trepanning holes on the multilayer printed circuit board; andapplying conductive paste on a fifth stencil disposed on the multilayer printed circuit board using the scraper, thereby forming a conductor layer in each via hole on the multilayer printed circuit board, wherein each of the first stencil, the second stencil, the third stencil, the fourth stencil, and the fifth stencils are different from each other.
  • 2. The method according to claim 1, wherein the conductive paste are silver paste, copper paste, or carbon paste.
  • 3. The method according to claim 1, further comprising: testing each of the circuit board before compressing into the multilayer printed circuit board.
  • 4. The method according to claim 1, further comprising: forming a metal layer on an edge connector of the multilayer printed circuit board.
  • 5. The method according to claim 4, wherein the metal layer is nickel, gold, or an alloy thereof.
Priority Claims (1)
Number Date Country Kind
2015 1 0807431 Nov 2015 CN national
US Referenced Citations (62)
Number Name Date Kind
3221301 Moyroud Nov 1965 A
3607349 Dereich Sep 1971 A
3668028 Short Jun 1972 A
3668029 Blossick Jun 1972 A
3720986 Cranston Mar 1973 A
4221165 Ericsson Sep 1980 A
4263341 Martyniak Apr 1981 A
4610200 Metso Sep 1986 A
4715278 Ericsson Dec 1987 A
4813352 Ericsson Mar 1989 A
4878611 LoVasco Nov 1989 A
4953460 Wojcik Sep 1990 A
5048747 Clark Sep 1991 A
5203706 Zamir Apr 1993 A
5258094 Furui Nov 1993 A
5263243 Taneda Nov 1993 A
5460316 Hefele Oct 1995 A
5553538 Freitag Sep 1996 A
5627108 Alibocus May 1997 A
5716663 Capote Feb 1998 A
5740730 Thompson, Sr. Apr 1998 A
5808259 Spinner Sep 1998 A
5947021 Coleman Sep 1999 A
5948466 Sarashina Sep 1999 A
6267818 Volpe, Jr. Jul 2001 B1
6316289 Chung Nov 2001 B1
6598291 Parker, Jr. Jul 2003 B2
6742247 Pai Jun 2004 B2
6845557 Miller Jan 2005 B2
9743527 Haugen Aug 2017 B2
20020043395 Parker, Jr. Apr 2002 A1
20030062192 Pearson Apr 2003 A1
20040062896 Picone Apr 2004 A1
20040118602 Lee Jun 2004 A1
20040121266 Lee Jun 2004 A1
20040183182 Swindlehurst Sep 2004 A1
20050052326 Gundlach Mar 2005 A1
20050058771 Herron Mar 2005 A1
20050071996 Ray Apr 2005 A1
20070161223 Hu Jul 2007 A1
20070186412 Hsu Aug 2007 A1
20080016686 Lee Jan 2008 A1
20080081407 Oh Apr 2008 A1
20080217046 Tang Sep 2008 A1
20080236881 Tanaka Oct 2008 A1
20090000814 Primavera Jan 2009 A1
20090081823 Meeus Mar 2009 A1
20090159317 Zhang Jun 2009 A1
20090294958 Hu Dec 2009 A1
20090302485 Fan Dec 2009 A1
20100122633 Doyle May 2010 A1
20100170621 Shnaps Jul 2010 A1
20110056910 Kato Mar 2011 A1
20110156237 Gulpen Jun 2011 A1
20110192296 Kim Aug 2011 A1
20120198977 Roick Aug 2012 A1
20130228221 Moslehi Sep 2013 A1
20140224018 Whitesides Aug 2014 A1
20140248443 Eder Sep 2014 A1
20140284080 Zhang Sep 2014 A1
20140378072 Waldvogel Dec 2014 A1
20150045927 Haugen Feb 2015 A1
Foreign Referenced Citations (3)
Number Date Country
1091233 Aug 1994 CN
103660652 Mar 2014 CN
103763854 Apr 2014 CN
Related Publications (1)
Number Date Country
20170150610 A1 May 2017 US