Jens Leenstra et al., "Using hierarchy in macro cell test assembly", European test conference, 1989 Procee., pp. 63-70; Mar. 1989. |
Jens Leenstra et al., "On the design and test of asynchronous macros embedded in synchronous systems", International test conference, pp. 838-845, Mar. 1989. |
A. Marshall, et al. "Designing an Asynchronous Communication Chip", IEEE Design & Test of Computers 11(2):8-21, Sep., 1994. |
K. van Berkel, et al. "Asynchronous circuits for Low Power: A DCC Error Corrector", IEEE Design & Test of Computers, 11(2):22-32, Sep., 1994. |
J. Tierno, et al. "100-MIPS GaAs Asynchronous Microprocessor", IEEE Design & Test of Computers, 11(2):43-49, Sep., 1994. |
R. Marlett "An Effective Test Generation System for Sequential Circuits", Design Automation Conference, pp. 250-256, 1986. |
A.Gosh et al. "Test Generation for Highly Sequential Circuits", International Conference on Computer-Aided Design, pp. 362-365, 1989. |
T. Niermann, et al. "HITEC: A Test Generation Package for Sequential Circuits", Proc. European Design Automation Conference, pp. 214-218, 1991. |
W.T. Cheng, et al. "Gentest: An Automatic Test Generation System for Sequential Circuits", Computer, 22:43-49, Apr., 1989. |
P.A. Beerel, et al. "Semi-modularity Experiments for Sequential Circuits", 5.sup.th International Symposium on Switching Circuit Theory and Logic Design, pp. 95-110, 1964. |
M. Breuer, et al "Procedures for Eliminating Static and Dynamic Hazards in Test Generation", in IEEE Transactions on Computers, pp. 1069-1077, Oct., 1974. |
S. Banerjee, et al. "Initialization Issues in the Synthesis of Asynchronous Circuits", International Conference on Computer Design, pp. 447-452, Oct., 1994. |
S.T. Chakradhar, et al. "Synthesis of Initializable Asynchronous Circuits", Proceedings 7.sup.th International conference on Computer Design, pp. 447-452, Oct., 1994. |
L. Benini, et al. "Saving Power by Synthesizing Gated Clocks for Sequential Circuits", IEEE Design & Test of Computers, pp. 32-41, Winter, 1994. |
F.J. Ferguson "Physical Design for Testability for Bridges in CMOS Circuits", IEEE VLSI Test Symposium pp. 290-295, 1993. |
A.J. Martin "Testing Delay-Insensitive Circuits", Advanced Research in VLSI, pp. 118-132, 1991. |
F.C. Hennie "Fault Detection Experiments for Sequential Circuits", 5.sup.th International Symposium on Switching Circuit theory & Logic Design, pp. 95 -110, 1964. |
A. Mukherjee "Introduction to nMOS and CMOS VLSI Systems Design", Prentice Hall, 1986, pp. 34-112. |
M. Abramovici, et al. "Digital Systems Testing and Testable Design" Computer Science Press, 1990, pp. 305-339. |